

General Description

The AMS811 / 812 are low-power microprocessor (μP) supervisory circuits used to monitor power supplies in μP and digital systems. They provide excellent circuit reliability and low cost by eliminating external components and adjustments when used with 5V-powered or 3V-powered circuits. The AMS811 / 812 also provide a debounced manual reset input.

These devices perform a single function: They assert a reset signal whenever the V_{CC} supply voltage falls below a preset threshold, keeping it asserted for at least 140ms after V_{CC} has risen above the reset threshold. The only difference between the two devices is that the AMS811 has an active-low RESET output (which is guaranteed to be in the correct state for V_{CC} down to 1V), while the AMS812 has an active-high RESET output. The reset comparator is designed to ignore fast transients on V_{CC} . Reset thresholds are available for operation with a variety of supply voltages.

Low supply current makes the AMS811 / 812 ideal for use in portable equipment. The devices come in a 4-pin SOT143 package.

Applications

Computers

Controllers

Intelligent Instruments

Critical µP and µC Power Monitoring

Portable/Battery-Powered Equipment

Features

- Precision Monitoring of 3V, 3.3V, and 5V
 Power-Supply Voltages
- ♦ 6µA Supply Current
- ♦ 140ms Min Power-On Reset Pulse Width; RESET Output (AMS811), RESET Output (AMS812)
- **♦** Guaranteed Over Temperature
- ♦ Guaranteed RESET Valid to V_{CC} = 1V (AMS811)
- **♦ Power-Supply Transient Immunity**
- ♦ No External Components
- ♦ 4-Pin SOT143 Package

Ordering Information


PART*	TEMP RANGE	PIN-PACKAGE
AMS811_EUS-T	-40°C to +85°C	4 SOT143
AMS812_EUS-T	-40°C to +85°C	4 SOT143

*This part offers a choice of five different reset threshold voltages. Select the letter corresponding to the desired nominal reset threshold voltage, and insert it into the blank to complete the part number.


Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

RESET THRESHOLD				
SUFFIX	VOLTAGE (V)			
L	4.63			
М	4.38			
Т	3.08			
S	2.93			
R	2.63			

Typical Operating Circuit



Pin Configuration





ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)		Continuous Power Dissipation (T _A = +70°C)
Vcc	0.3V to 6.0V	SOT143 (derate 4mW/°C above +70°C)320mW
All Other Inputs	0.3V to $(V_{CC} + 0.3V)$	Operating Temperature Range40°C to +85°C
Input Current, V _{CC} , MR	20mA	Storage Temperature Range65°C to +160°C
Output Current, RESET or RESET	20mA	Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \text{ for L/M versions, } V_{CC} = 3.3V \text{ for T/S versions, } V_{CC} = 3V \text{ for R version, } T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_{A} = +25^{\circ}C.$) (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
On another Walter as Decree	Vcc	$T_A = 0$ °C to +70°C		1.0		5.5	V
Operating Voltage Range		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1.2			V
Supply Current	Icc	AMS81_L/M, VCC = 5.5V, IOUT = 0			6	15	^
Supply Current		AMS81_R/S/T, V _{CC} = 3.6V, I _{OUT} = 0			2.7	10	μΑ
		AMS81_L	T _A = +25°C	4.54	4.63	4.72	_
			$T_A = -40$ °C to $+85$ °C	4.50		4.75	
		AMS81 M	T _A = +25°C	4.30	4.38	4.46	
		AWISO1_IVI	$T_A = -40$ °C to $+85$ °C	4.25		4.50	
Reset Threshold	VTH	AMS81 T	T _A = +25°C	3.03	3.08	3.14	V
neset miesnoid	VIH	AWISO1_1	$T_A = -40$ °C to $+85$ °C	3.00		3.15	V
		AMS 81_S	$T_A = +25^{\circ}C$	2.88	2.93	2.98	
		AIVISO1_S	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.85		3.00	
		AMS81_R	$T_A = +25^{\circ}C$	2.58	2.63	2.68	
			$T_A = -40$ °C to $+85$ °C	2.55		2.70	
Reset Threshold Tempco			•		30		ppm/°C
V _{CC} to Reset Delay (Note 2)		VOD= 125mV, AMS 81	_L/M		40		μs
VCC to Heset Belay (Note 2)		V _{OD} = 125mV, AMS 81_R/S/T			20		μο
Reset Active Timeout Period	trp	VCC = VTH(MAX)		140		560	ms
MR Minimum Pulse Width	t _{MR}			10			μs
MR Glitch Immunity (Note 3)					100		ns
$\overline{\text{MR}}$ to Reset Propagation Delay (Note 2)	t _{MD}				0.5		μs
	VIH	VCC > VTH(MAX), AMS81_L/M		2.3			
MR Input Threshold	VIL					0.8	V
	VIH	VCC > VTH(MAX), AMS81_R/S/T		0.7 x V _C C			
	VIL				0.2	25 x Vcc	1
MR Pull-Up Resistance				10	20	30	kΩ
RESET Output Voltage (AMS812)	VoH	ISOURCE = 150µA, 1.8V < VCC < VTH(MIN)		0.8 x V _{CC}			V
	\/ -	AMS812R/S/T only, SINK = 1.2mA, VCC = VTH(MAX)				0.3	
	VoL	AMS812L/M only, SIN VCC = VTH(MAX)	IK = 3.2mA,			0.4	



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=5V \text{ for L/M versions}, V_{CC}=3.3V \text{ for T/S versions}, V_{CC}=3V \text{ for R version}, T_{A}=-40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_{A}=+25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESET Output Voltage (AMS811)	V _{OL}	AMS811R/S/T only, $g_{INK} = 1.2mA$, $VCC = VTH(MIN)$			0.3	
		AMS811L/M only, $g_{INK} = 3.2 \text{mA}$, $V_{CC} = V_{TH(MIN)}$			0.4	
		ISINK = 50µA, VCC > 1.0V			0.3	V
	Vон	AMS811R/S/T only, SOURCE = 500μA, VCC > VTH(MAX)	0.8 x V _C (
		AMS811L/M only, SOURCE = 800µA, VCC > VTH(MAX)	V _{CC} - 1.5	i		

Note 1: Production testing done at $T_A = +25^{\circ}C$, over temperature limits guaranteed by design using six sigma design limits.


Note 2: RESET output for AMS811, RESET output for AMS812.


Note 3: "Glitches" of 100ns or less typically will not generate a reset pulse.





Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$
















Pin Description

Р	IN	NAME	FUNCTION
AMS811	AMS812	NAME	FUNCTION
1	1	GND	Ground
2	_	RESET	Active-Low Reset Output. RESET remains low while V _{CC} is below the reset threshold or while MR is held low. RESET remains low for the Reset Active Timeout Period (t _{RP}) after the reset conditions are terminated.
_	2	RESET	Active-High Reset Output. RESET remains high while V _{CC} is below the reset threshold or while $\overline{\text{MR}}$ is held low. RESET remains high for Reset Active Timeout Period (t _{RP}) after the reset conditions are terminated.
3	3	MR	Manual Reset Input. A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted as long as $\overline{\text{MR}}$ is low and for 180ms after $\overline{\text{MR}}$ returns high. This active-low input has an internal $20\text{k}\Omega$ pull-up resistor. It can be driven from a TTL or CMOS-logic line, or shorted to ground with a switch. Leave open if unused.
4	4	Vcc	+5V, +3.3V, or +3V Supply Voltage

Detailed Description

Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. These μ P supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

RESET is guaranteed to be a logic low for V_{CC} > 1V. Once V_{CC} exceeds the reset threshold, an internal timer keeps RESET low for the reset timeout period; after this interval, RESET goes high.

If a brownout condition occurs (VCC dips below the reset threshold), RESET goes low. Any time VCC goes below the reset threshold, the internal timer resets to zero, and RESET goes low. The internal timer starts after VCC returns above the reset threshold, and RESET remains low for the reset timeout period.

The manual reset input (\overline{MR}) can also initiate a reset. See the *Manual Reset Input* section.

The AMS812 has an active-high RESET output that is the inverse of the AMS811's RESET output.

Manual Reset Input

Many μP -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for the Reset Active Timeout Period (tRP) after \overline{MR} returns high. This input has an internal $20k\Omega$ pull-up resistor, so it can be left open if it is not used. \overline{MR} can be driven with TTL or CMOS-logic levels, or with opendrain/collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual-reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 μF capacitor from \overline{MR} to ground provides additional noise immunity.

Reset Threshold Accuracy

The AMS811/AMS812 are ideal for systems using a 5V \pm 5% or 3V \pm 5% power supply with ICs specified for 5V \pm 10% or 3V \pm 10%, respectively. They are designed to meet worst-case specifications over temperature. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range for the system ICs. The thresholds are pre-trimmed and exhibit tight distribution, reducing the range over which an undesirable reset may occur.






Figure 1. Maximum Transient Duration without Causing a Reset Pulse vs. Comparator Overdrive

Applications Information Applications VCC Transients Pigure 2. NLSLT valid to VCC = Ground Circuit Ensuring a Valid RESET Output Down to VCC = 0V When Vcc falls below 1V, the AMS811 RESET output

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, the AMS811/AMS812 are relatively immune to short duration negative-going VCC transients (glitches).

Figure 1 shows typical transient durations vs. reset comparator overdrive, for which the AMS811/AMS812 do not generate a reset pulse. This graph was generated using a negative-going pulse applied to VCC, starting above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going VCC transient may have without causing a reset pulse to be issued. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a VCC transient that goes 125mV below the reset threshold and lasts 40µs or less (AMS81_L/M) or 20µs or less (AMS81_T/S/R) will not cause a reset pulse to be issued. A 0.1µF capacitor mounted as close as possible to VCC provides additional transient immunity.




Figure 2. \overline{RESET} Valid to V_{CC} = Ground Circuit

When VCC falls below 1V, the AMS811 RESET output no longer sinks current—it becomes an open circuit. Therefore, high-impedance CMOS-logic inputs connected to the RESET output can drift to undetermined voltages. This presents no problem in most applications, since most μP and other circuitry is inoperative with VCC below 1V. However, in applications where the RESET output must be valid down to 0V, adding a pull-down resistor to the RESET pin will cause any stray leakage currents to flow to ground, holding RESET low (Figure 2). R1's value is not critical; $100 \text{k}\Omega$ is large enough not to load RESET and small enough to pull RESET to ground.

A 100k Ω pull-up resistor to V_{CC} is also recommended for the AMS812 if RESET is required to remain valid for V_{CC} < 1V.



Interfacing to µPs with Bidirectional Reset Pins

μPs with bidirectional reset pins (such as the Motorola 68HC11 series) can contend with the AMS811/AMS812 reset outputs. If, for example, the AMS811 $\overline{\text{RESET}}$ output is asserted high and the μP wants to pull it low, indeterminate logic levels may result. To correct such cases, connect a 4.7kΩ resistor between the AMS811 $\overline{\text{RESET}}$ (or AMS812 RESET) output and the μP reset I/O (Figure 3). Buffer the reset output to other system components.






Figure 3. Interfacing to µPs with Bidirectional Reset I/O



Package Information



 † ICs MAY ALSO BE MARKED WITH FULL PART NAME: 811L, 811M $_\dots$



MARKING
INFORMATION†
LOT SPECIFIC
CODE

AMAA OR KABB = AMS811L
ANAA OR KABC = AMS811M
APAA OR KABC = AMS811T
AQAA OR KABC = AMS811T
AQAA OR KABC = AMS811R
ASAA OR KABC = AMS812L
ATAA OR KABC = AMS812L
ATAA OR KABC = AMS812M
AVAA OR KABC = AMS812S
AXAA OR KABC = AMS812S