

GSC6679

P-CHANNEL ENHANCEMENT MODE POWER MOSFET

BVDSS	-30V
RDS(ON)	10mΩ
ID	-14A


Description

The GSC6679 provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

Features

- *Simple Drive Requirement
- *Lower On-resistance
- *Fast Switching Characteristic

Package Dimensions**Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±25	V
Continuous Drain Current ³	I _D @TA=25°C	-14	A
Continuous Drain Current ³	I _D @TA=70°C	-8.9	A
Pulsed Drain Current ¹	I _{DM}	-50	A
Total Power Dissipation	P _D @TA=25°C	2.5	W
Linear Derating Factor		0.02	W/°C
Operating Junction and Storage Temperature Range	T _j , T _{stg}	-55 ~ +150	°C

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance Junction-ambient ³ Max.	R _{thj-amb}	50	°C/W

Electrical Characteristics ($T_j = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-30	-	-	V	$\text{V}_{\text{GS}}=0, \text{I}_D=-250\mu\text{A}$
Breakdown Voltage Temperature Coefficient	$\Delta \text{BV}_{\text{DSS}} / \Delta T_j$	-	-0.03	-	V/ $^\circ\text{C}$	Reference to 25°C , $\text{I}_D=-1\text{mA}$
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	-1.0	-	-3.0	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$
Forward Transconductance	g_{fs}	-	26	-	S	$\text{V}_{\text{DS}}=-10\text{V}, \text{I}_D=-14\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 25\text{V}$
Drain-Source Leakage Current($T_j=25^\circ\text{C}$)	I_{DSS}	-	-	-1	uA	$\text{V}_{\text{DS}}=-30\text{V}, \text{V}_{\text{GS}}=0$
Drain-Source Leakage Current($T_j=70^\circ\text{C}$)		-	-	-25	uA	$\text{V}_{\text{DS}}=-24\text{V}, \text{V}_{\text{GS}}=0$
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS}(\text{ON})}$	-	-	10	m Ω	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-14\text{A}$
		-	-	13		$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-11\text{A}$
Total Gate Charge ²	Q_g	-	37	60	nC	$\text{I}_D=-14\text{A}$ $\text{V}_{\text{DS}}=-24\text{V}$ $\text{V}_{\text{GS}}=-4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	3	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	25	-		
Turn-on Delay Time ²	$\text{T}_{\text{d}(\text{on})}$	-	13	-	ns	$\text{V}_{\text{DS}}=-15\text{V}$ $\text{I}_D=-1\text{A}$ $\text{V}_{\text{GS}}=-10\text{V}$ $\text{R}_G=3.3\Omega$ $\text{R}_D=15\Omega$
Rise Time	T_r	-	11	-		
Turn-off Delay Time	$\text{T}_{\text{d}(\text{off})}$	-	58	-		
Fall Time	T_f	-	43	-		
Input Capacitance	C_{iss}	-	2860	4580	pF	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=-25\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	C_{oss}	-	950	-		
Reverse Transfer Capacitance	C_{rss}	-	640	-		







Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Forward On Voltage ²	V_{SD}	-	-	-1.2	V	$\text{I}_S=-2\text{A}, \text{V}_{\text{GS}}=0\text{V}$
Reverse Recovery Time ²	T_{rr}	-	48	-	ns	$\text{I}_S=-14\text{A}, \text{V}_{\text{GS}}=0\text{V}$ $d\text{I}/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	46	-	nC	

Notes: 1. Pulse width limited by Max. junction temperature.

2. Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

3. Surface mounted on 1 in² copper pad of FR4 board; $125^\circ\text{C}/\text{W}$ when mounted on Min. copper pad.

Characteristics Curve**Fig 1. Typical Output Characteristics****Fig 2. Typical Output Characteristics****Fig 3. On-Resistance v.s. Gate Voltage****Fig 4. Normalized On-Resistance v.s. Junction Temperature****Fig 5. Forward Characteristics of Reverse Diode****Fig 6. Gate Threshold Voltage v.s. Junction Temperature**




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of GTM.
 - GTM reserves the right to make changes to its products without notice.
 - GTM semiconductor products are not warranted to be suitable for use in life-support Applications, or systems.
 - GTM assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.
- Head Office And Factory:**
- Taiwan:** No. 17-1 Tatung Rd. Fu Kou Hsin-Chu Industrial Park, Hsin-Chu, Taiwan, R. O. C.
TEL : 886-3-597-7061 FAX : 886-3-597-9220, 597-0785
 - China:** (201203) No.255, Jiang-Jiang Tsai-Lueng RD. , Pu-Dung-Hsin District, Shang-Hai City, China
TEL : 86-21-5895-7671 ~ 4 FAX : 86-21-38950165