


54AC11086, 74AC11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

T-43-21-00
TI0152-D3375, NOVEMBER 1989

- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54AC11086 ... J PACKAGE
74AC11086 ... D OR N PACKAGE

(TOP VIEW)




description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions $Y = A \oplus B = \bar{A}B + A\bar{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The 54AC11086 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74AC11086 is characterized for operation from -40°C to 85°C .

54AC11086 ... FK PACKAGE
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1989, Texas Instruments Incorporated


TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11086, 74AC11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES


T-43-21

D3375, NOVEMBER 1989—TI0152

logic symbol†



logic diagram (positive logic)




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

Pin numbers shown are for D, J, and N packages.

exclusive-OR logic


An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-OR




These are five equivalent exclusive-OR symbols valid for an 'AC11086 gate in positive logic; negation may be shown at any two ports.

LOGIC IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e., A=B).

EVEN-PARITY



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11086, 74AC11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

T-43-21

TI0152—D3375, NOVEMBER 1989

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND pins	±100 mA
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54AC11086			74AC1086			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	3	5	5.5	3	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1			V
		V _{CC} = 4.5 V	3.15		3.15			
		V _{CC} = 5.5 V	3.85		3.85			
V _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9		V
		V _{CC} = 4.5 V		1.35		1.35		
		V _{CC} = 5.5 V		1.65		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 3 V		-4		-4		mA
		V _{CC} = 4.5 V		-24		-24		
		V _{CC} = 5.5 V		-24		-24		
I _{OL}	Low-level output current	V _{CC} = 3 V		12		12		mA
		V _{CC} = 4.5 V		24		24		
		V _{CC} = 5.5 V		24		24		
Δt/Δv	Input transition rise or fall rate	0	10	0	10		ns/V	
T _A	Operating free-air temperature	-55	125	-40	85		°C	

54AC11086, 74AC11086

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

T-43-21

D3375, NOVEMBER 1969—TI0152

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC11086		74AC11086		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 µA	3 V	2.9			2.9		2.9		V
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -4 mA	3 V	2.68			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
V _{OL}	I _{OL} = -50 mA†	5.5 V				3.85				V
		5.5 V						3.85		
		5.5 V							3.85	
	I _{OL} = 50 µA	3 V		0.1			0.1		0.1	
		4.5 V		0.1			0.1		0.1	
		6.5 V		0.1			0.1		0.1	
I _I	I _{OL} = 12 mA	5.5 V			0.36		0.5		0.44	V
		4.5 V			0.36		0.5		0.44	
		5.5 V			0.36		0.5		0.44	
	I _{OL} = 50 µA	5.5 V			0.36		0.5		0.44	
		5.5 V			0.36		0.5		0.44	
		5.5 V				1.65				
I _{CC}	I _{OL} = 50 mA†	5.5 V					1.65			µA
		5.5 V						1.65		
		5.5 V							1.65	
	I _{OL} = 75 mA†	5.5 V								
		5.5 V								
		5.5 V								
I _I	V _I = V _{CC} or GND	5.5 V		±0.1			±1		±1	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		4			80		40	µA
C _I	V _I = V _{CC} or GND	5 V		3.5						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			T _A = MIN TO MAX‡			UNIT	
			'AC11086			54AC11086				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	1.5	5.6	9.4	1.5	11.3	1.5	10.6	ns
t _{PHL}			1.5	5.1	7.4	1.5	8.7	1.5	8.2	ns

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			T _A = MIN TO MAX‡			UNIT	
			'AC11086			54AC11086				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	Y	1.5	3.8	6.8	1.5	8	1.5	7.6	ns
t _{PHL}			1.5	3.8	6.2	1.5	7.3	1.5	6.8	ns

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per gate	C _L = 50 pF, f = 1 MHz	27	pF



TEXAS
INSTRUMENTS


POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

54AC11086, 74AC11086
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES


TI0152—D3375, NOVEMBER 1989*

PARAMETER MEASUREMENT INFORMATION

T-43-21



LOAD CIRCUIT



PROPAGATION DELAY TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by the generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r = 3 \text{ ns}$,
 $t_f = 3 \text{ ns}$.
 C. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS