Low-power dual D-type flip-flop; positive-edge trigger Rev. 5 — 30 September 2010 Product d

**Product data sheet** 

#### **General description** 1.

The 74AUP2G79 provides the dual positive-edge triggered D-type flip-flop. Information on the data input (nD) is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse (nCP). The nD input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire  $V_{CC}$  range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire  $V_{CC}$  range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

#### 2. Features and benefits

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
  - JESD8-12 (0.8 V to 1.3 V)
  - JESD8-11 (0.9 V to 1.65 V)
  - JESD8-7 (1.2 V to 1.95 V)
  - JESD8-5 (1.8 V to 2.7 V)
  - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F Class 3A exceeds 5000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Low static power consumption;  $I_{CC} = 0.9 \,\mu A$  (maximum)
- Latch-up performance exceeds 100 mA per JESD78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power dual D-type flip-flop; positive-edge trigger

# 3. Ordering information

Table 1. Orderin	g information			
Type number	Package			
	Temperature range Name		Description	Version
74AUP2G79DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1
74AUP2G79GT	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 $\times$ 1.95 $\times$ 0.5 mm	SOT833-1
74AUP2G79GF	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.35 \times 1 \times 0.5$ mm	SOT1089
74AUP2G79GD	–40 °C to +125 °C	XSON8U	plastic extremely thin small outline package; no leads; 8 terminals; UTLP based; body $3 \times 2 \times 0.5$ mm	SOT996-2
74AUP2G79GM	–40 °C to +125 °C	XQFN8U	plastic extremely thin quad flat package; no leads; 8 terminals; UTLP based; body $1.6 \times 1.6 \times 0.5$ mm	SOT902-1
74AUP2G79GN	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.2 \times 1.0 \times 0.35$ mm	SOT1116
74AUP2G79GS	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.35 \times 1.0 \times 0.35$ mm	SOT1203


# 4. Marking

### Table 2. Marking codes


5	
Type number	Marking code <sup>[1]</sup>
74AUP2G79DC	p79
74AUP2G79GT	p79
74AUP2G79GF	pP
74AUP2G79GD	p79
74AUP2G79GM	p79
74AUP2G79GN	pP
74AUP2G79GS	pP

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


# 5. Functional diagram



### Low-power dual D-type flip-flop; positive-edge trigger




## 6. Pinning information



### 6.1 Pinning

Low-power dual D-type flip-flop; positive-edge trigger



### 6.2 Pin description

Symbol	Pin		Description
	SOT765-1, SOT833-1, SOT1089, SOT996-2, SOT1116 and SOT1203	SOT902-1	
1CP, 2CP	1, 5	7, 3	clock pulse input
1D, 2D	2, 6	6, 2	data input
GND	4	4	ground (0 V)
1Q, 2Q	7, 3	1, 5	data output
V <sub>CC</sub>	8	8	supply voltage

# 7. Functional description

#### Table 4. Function table<sup>[1]</sup>

Input	Output	
Input nCP	nD	nQ
$\uparrow$	L	L
$\uparrow$	Н	Н
L	Х	q

[1] H = HIGH voltage level;

L = LOW voltage level;

 $\uparrow$  = LOW-to-HIGH CP transition;

X = don't care;

q = lower case letter indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH CP transition.

Low-power dual D-type flip-flop; positive-edge trigger

# 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
I <sub>OK</sub>	output clamping current	$V_{O} < 0 V$	-50	-	mA
Vo	output voltage	Active mode and Power-down mode	<u>[1]</u> –0.5	+4.6	V
lo	output current	$V_{O} = 0 V$ to $V_{CC}$	-	±20	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$	[2] _	250	mW

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For VSSOP8 packages: above 110 °C the value of Ptot derates linearly with 8.0 mW/K.

For XSON8, XSON8U and XQFN8U packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.

## 9. Recommended operating conditions

#### Table 6.Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		0.8	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	Active mode	0	V <sub>CC</sub>	V
		Power-down mode; $V_{CC} = 0 V$	0	3.6	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 0.8 V$ to 3.6 V	0	200	ns/V

Low-power dual D-type flip-flop; positive-edge trigger

# **10. Static characteristics**

### Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 2	5 °C					
VIH	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70\times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
VIL	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30 \times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = –20 $\mu A;$ $V_{CC}$ = 0.8 V to 3.6 V	$V_{CC} - 0.1$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.75\times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.11	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.32	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.05	-	-	V
		$I_0 = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_0 = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.72	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.6	-	-	V
/ <sub>OL</sub> I	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = 20 $\mu A;$ $V_{CC}$ = 0.8 V to 3.6 V	-	-	0.1	V
		$I_{O} = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.3 \times V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		$I_{O}$ = 1.9 mA; $V_{CC}$ = 1.65 V	-	-	0.31	V
		$I_{O}$ = 2.3 mA; $V_{CC}$ = 2.3 V	-	-	0.31	V
		$I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 3.0 V	-	-	0.44	V
l <sub>l</sub>	input leakage current	$V_I$ = GND to 3.6 V; $V_{CC}$ = 0 V to 3.6 V	-	-	±0.1	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{I}$ or $V_{O}$ = 0 V to 3.6 V; $V_{CC}$ = 0 V	-	-	±0.2	μΑ
Δl <sub>OFF</sub>	additional power-off leakage current	$V_1$ or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μΑ
lcc	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC};  I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; to \; 3.6 \; V \end{array}$	-	-	0.5	μΑ
Δl <sub>CC</sub>	additional supply current	per pin; V_I = V_{CC} - 0.6 V; I_O = 0 A; V_{CC} = 3.3 V	<u>[1]</u> -	-	40	μΑ
CI	input capacitance	$V_{CC}$ = 0 V to 3.6 V; $V_{I}$ = GND or $V_{CC}$	-	0.6	-	pF
Co	output capacitance	$V_{O} = GND; V_{CC} = 0 V$	-	1.3	-	pF

### Low-power dual D-type flip-flop; positive-edge trigger

	· •	; voltages are referenced to GND (groun	d = 0 V).			
-	Parameter	Conditions	Min	Тур	Мах	Unit
T <sub>amb</sub> = –	40 °C to +85 °C					
VIH	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 V \text{ to } 3.6 V$	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30 \times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 V \text{ to } 3.6 V$	-	-	0.9	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O$ = –20 $\mu A;$ $V_{CC}$ = 0.8 V to 3.6 V	$V_{CC}-0.1$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.7\times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.03	-	-	V
		$I_0 = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.30	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.97	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.85	-	-	V
		$I_0 = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.67	-	-	V
		$I_0 = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.55	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O$ = 20 $\mu A;V_{CC}$ = 0.8 V to 3.6 V	-	-	0.1	V
		$I_0 = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.3 \times V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.37	V
		$I_0 = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.35	V
		$I_{O}$ = 2.3 mA; $V_{CC}$ = 2.3 V	-	-	0.33	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_0 = 2.7$ mA; $V_{CC} = 3.0$ V	-	-	0.33	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.45	V
l <sub>l</sub>	input leakage current	$V_{\text{I}}$ = GND to 3.6 V; $V_{\text{CC}}$ = 0 V to 3.6 V	-	-	±0.5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{\rm I}~or~V_{\rm O}$ = 0 V to 3.6 V; $V_{\rm CC}$ = 0 V	-	-	±0.5	μΑ
$\Delta I_{OFF}$	additional power-off leakage current	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$	-	-	±0.6	μA
I <sub>CC</sub>	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC};  I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; \text{to} \; 3.6 \; V \end{array}$	-	-	0.9	μA
$\Delta I_{CC}$	additional supply current	per pin; V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 3.3 V	<u>[1]</u> -	-	50	μΑ

### Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

74AUP2G79 Product data sheet

### Low-power dual D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Γ <sub>amb</sub> = −	40 °C to +125 °C					
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.75 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.70\times V_{CC}$	-	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.25 \times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.30 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
/ <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = –20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	$V_{CC} - 0.11$	-	-	V
		$I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.6  imes V_{CC}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	0.93	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.17	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.77	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.67	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.30	-	-	V
/ <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_O$ = 20 $\mu A;V_{CC}$ = 0.8 V to 3.6 V	-	-	0.11	V
		I <sub>O</sub> = 1.1 mA; V <sub>CC</sub> = 1.1 V	-	-	$0.33 \times V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.41	V
		$I_{O}$ = 1.9 mA; $V_{CC}$ = 1.65 V	-	-	0.39	V
		$I_{O}$ = 2.3 mA; $V_{CC}$ = 2.3 V	-	-	0.36	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.50	V
		$I_{O}$ = 2.7 mA; $V_{CC}$ = 3.0 V	-	-	0.36	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 3.0 V	-	-	0.50	V
I	input leakage current	$V_{\rm I}$ = GND to 3.6 V; $V_{\rm CC}$ = 0 V to 3.6 V	-	-	±0.75	μΑ
OFF	power-off leakage current	$V_{I}$ or $V_{O}$ = 0 V to 3.6 V; $V_{CC}$ = 0 V	-	-	±0.75	μΑ
Al <sub>OFF</sub>	additional power-off leakage current	$V_1$ or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.75	μA
CC	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC};  I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; to \; 3.6 \; V \end{array}$	-	-	1.4	μA
VI <sub>CC</sub>	additional supply current	per pin; V <sub>I</sub> = V <sub>CC</sub> – 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 3.3 V	<u>[1]</u> -	-	75	μA

#### Table 7. Static characteristics ... continued

. d to CND (area and ON

[1] One input at  $V_{CC}$  – 0.6 V, other input at  $V_{CC}$  or GND.

Low-power dual D-type flip-flop; positive-edge trigger

# **11. Dynamic characteristics**

### Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 10</u>.

Symbol	Parameter	Conditions			25 °C		<b>−40</b> °C t	o +85 °C	<b>−40</b> °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
C <sub>L</sub> = 5 p	F										
t <sub>pd</sub>	propagation	nCP to nQ; see Figure 8	[2]								
	delay	$V_{CC} = 0.8 V$		-	19.7	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V		2.6	5.5	11.0	2.4	12.9	2.4	14.2	ns
		$V_{CC}$ = 1.4 V to 1.6 V		2.0	3.8	7.0	1.8	8.1	1.8	9.0	ns
		$V_{CC}$ = 1.65 V to 1.95 V		1.7	3.1	5.4	1.5	6.4	1.5	7.1	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.4	2.3	4.0	1.1	4.7	1.1	5.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.2	2.0	3.4	0.9	4.0	0.9	4.4	ns
max	maximum	nCP; see Figure 9									
	frequency	$V_{CC} = 0.8 V$		-	53	-	-	-	-	-	MH
	$V_{CC}$ = 1.1 V to 1.3 V		-	203	-	170	-	170	-	MH	
	$V_{CC}$ = 1.4 V to 1.6 V		-	347	-	310	-	300	-	MH	
		$V_{CC}$ = 1.65 V to 1.95 V		-	435	-	400	-	390	-	MH
		$V_{CC}$ = 2.3 V to 2.7 V		-	550	-	490	-	480	-	MH
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	619	-	550	-	510	-	MH
C <sub>L</sub> = 10	pF										
pd	propagation	nCP to nQ; see Figure 8	[2]								
	delay	$V_{CC} = 0.8 V$		-	23.1	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V		3.1	6.3	12.3	2.8	14.4	2.8	15.9	ns
		$V_{CC}$ = 1.4 V to 1.6 V		2.5	4.4	8.1	2.2	9.5	2.2	10.5	ns
		$V_{CC}$ = 1.65 V to 1.95 V		2.1	3.6	6.3	1.9	7.5	1.9	8.3	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.8	2.8	4.7	1.5	5.6	1.5	6.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.7	2.5	4.1	1.3	4.5	1.3	5.0	ns
max	maximum	nCP; see Figure 9									
	frequency	$V_{CC} = 0.8 V$		-	52	-	-	-	-	-	MH
		$V_{CC}$ = 1.1 V to 1.3 V		-	192	-	150	-	150	-	MH
		$V_{CC}$ = 1.4 V to 1.6 V		-	324	-	280	-	230	-	MH
		$V_{CC}$ = 1.65 V to 1.95 V		-	421	-	310	-	250	-	MH
		$V_{CC}$ = 2.3 V to 2.7 V		-	486	-	370	-	360	-	MH
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	550	-	410	-	360	-	MH:

# 74AUP2G79

### Low-power dual D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	Min	Max	
C <sub>L</sub> = 15	ρF									
pd	propagation	nCP to nQ; see Figure 8	[2]							
	delay	$V_{CC} = 0.8 V$	-	26.6	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	3.5	7.1	13.6	3.2	15.6	3.2	17.2	ns
		$V_{CC}$ = 1.4 V to 1.6 V	2.8	5.0	9.2	2.5	10.7	2.5	11.8	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.4	4.1	7.1	2.2	8.5	2.2	9.4	ns
		$V_{CC}$ = 2.3 V to 2.7 V	2.2	3.2	5.4	1.9	6.3	1.9	7.0	ns
		$V_{CC}$ = 3.0 V to 3.6 V	2.0	2.9	4.5	1.6	5.0	1.6	5.5	ns
max	maximum	nCP; see Figure 9								
	frequency	$V_{CC} = 0.8 V$	-	50	-	-	-	-	-	MH
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	-	181	-	120	-	120	-	MH
		$V_{CC} = 1.4 \text{ V} \text{ to } 1.6 \text{ V}$	-	301	-	190	-	160	-	MH
		$V_{CC}$ = 1.65 V to 1.95 V	-	407	-	240	-	190	-	MH
		$V_{CC}$ = 2.3 V to 2.7 V	-	422	-	300	-	270	-	MH
		$V_{CC}$ = 3.0 V to 3.6 V	-	481	-	320	-	300	-	MH
C <sub>L</sub> = 30	ρF									
pd	propagation	nCP to nQ; see Figure 8	[2]							
	delay	$V_{CC} = 0.8 V$	-	36.8	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	4.7	9.3	17.3	4.2	23.3	4.2	25.6	ns
		$V_{CC}$ = 1.4 V to 1.6 V	3.8	6.4	11.8	3.3	14.3	3.3	15.7	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	3.3	5.3	9.4	3.0	11.3	3.0	12.4	ns
		$V_{CC}$ = 2.3 V to 2.7 V	3.0	4.3	7.0	2.7	8.5	2.7	9.4	ns
		$V_{CC}$ = 3.0 V to 3.6 V	2.8	3.9	5.8	2.6	7.2	2.6	7.9	ns
max	maximum	nCP; see Figure 9								
	frequency	$V_{CC} = 0.8 V$	-	28	-	-	-	-	-	MH
		$V_{CC}$ = 1.1 V to 1.3 V	-	128	-	70	-	70	-	MH
		$V_{CC}$ = 1.4 V to 1.6 V	-	206	-	120	-	110	-	MH
		$V_{CC}$ = 1.65 V to 1.95 V	-	262	-	150	-	120	-	MH
		$V_{CC}$ = 2.3 V to 2.7 V	-	269	-	190	-	170	-	MH
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	309	-	200	-	190	-	MH

#### Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.

# 74AUP2G79

### Low-power dual D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		–40 °C t	–40 °C to +85 °C		–40 °C to +125 °C	
			Min	Typ[1]	Max	Min	Max	Min	Max	
C <sub>L</sub> = 5 pl	, F, 10 pF, 15 p	F and 30 pF				I				
su	set-up time	HIGH; nD to nCP; see Figure 9								
		V <sub>CC</sub> = 0.8 V	-	3.4	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	-	0.8	-	1.5	-	1.5	-	ns
		$V_{CC} = 1.4 \text{ V} \text{ to } 1.6 \text{ V}$	-	0.5	-	1.0	-	1.0	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V	-	0.5	-	0.9	-	0.9	-	ns
		$V_{CC}$ = 2.3 V to 2.7 V	-	0.4	-	0.7	-	0.7	-	ns
	$V_{CC}$ = 3.0 V to 3.6 V	-	0.4	-	0.6	-	0.6	-	ns	
	LOW; nD to nCP; see <u>Figure 9</u>									
		$V_{CC} = 0.8 V$	-	3.0	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	-	0.9	-	1.6	-	1.6	-	ns
		$V_{CC}$ = 1.4 V to 1.6 V	-	0.6	-	1.0	-	1.0	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V	-	0.5	-	0.9	-	0.9	-	ns
		$V_{CC}$ = 2.3 V to 2.7 V	-	0.5	-	0.9	-	0.9	-	ns
		$V_{CC}$ = 3.0 V to 3.6 V	-	0.7	-	1.0	-	1.0	-	ns
ı	hold time	nD to nCP; see Figure 9								
		$V_{CC} = 0.8 V$	-	-1.9	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	-	-0.6	-	0	-	0	-	ns
		$V_{CC}$ = 1.4 V to 1.6 V	-	-0.4	-	0	-	0	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V	-	-0.4	-	0	-	0	-	ns
		$V_{CC}$ = 2.3 V to 2.7 V	-	-0.4	-	0	-	0	-	ns
		$V_{CC}$ = 3.0 V to 3.6 V	-	-0.3	-	0	-	0	-	ns
N	pulse width	HIGH or LOW; nCP; see <u>Figure 9</u>								
		$V_{CC} = 0.8 V$	-	5.6	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	-	2.4	-	3.5	-	3.5	-	ns
		$V_{CC}$ = 1.4 V to 1.6 V	-	1.3	-	2.0	-	2.0	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V	-	0.9	-	1.9	-	1.9	-	ns
		$V_{CC}$ = 2.3 V to 2.7 V	-	0.7	-	2.0	-	2.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	0.6	-	2.2	-	2.2	-	ns

#### Dynamic characteristics ... continued Table 8.

# 74AUP2G79

### Low-power dual D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		<b>−40 °C to +85 °C</b>		–40 °C to +125 °C		Unit	
				Min	Typ[1]	Max	Min	Max	Min	Max	
C <sub>PD</sub>	power dissipation capacitance	f = 1 MHz; V <sub>1</sub> = GND to V <sub>CC</sub>	<u>[3]</u>								
		$V_{CC} = 0.8 V$		-	1.6	-	-	-	-	-	pF
		$V_{CC}$ = 1.1 V to 1.3 V		-	1.7	-	-	-	-	-	pF
		$V_{CC}$ = 1.4 V to 1.6 V		-	1.8	-	-	-	-	-	pF
		$V_{CC}$ = 1.65 V to 1.95 V		-	1.9	-	-	-	-	-	pF
		$V_{CC}$ = 2.3 V to 2.7 V		-	2.3	-	-	-	-	-	pF
		$V_{CC}$ = 3.0 V to 3.6 V		-	2.7	-	-	-	-	-	pF

#### Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 10</u>.

[1] All typical values are measured at nominal  $V_{CC}$ .

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 


 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 12. Waveforms



# 74AUP2G79


Low-power dual D-type flip-flop; positive-edge trigger



### Table 9.Measurement points

Supply voltage Output		Input					
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	VI	$t_r = t_f$			
0.8 V to 3.6 V	$0.5  imes V_{CC}$	$0.5 \times V_{CC}$	V <sub>CC</sub>	≤ 3.0 ns			

#### Low-power dual D-type flip-flop; positive-edge trigger



#### Table 10. Test data

Supply voltage	Load	V <sub>EXT</sub>			
V <sub>cc</sub>	CL	R <sub>L</sub> [1]	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k $\Omega$ or 1 M $\Omega$	open	GND	$2 \times V_{CC}$


[1] For measuring enable and disable times  $R_L = 5 k\Omega$ .

For measuring propagation delays, set-up and hold times and pulse width  $R_L$  = 1 M $\Omega$ .

# 74AUP2G79

Low-power dual D-type flip-flop; positive-edge trigger

### 13. Package outline




### Fig 11. Package outline SOT765-1 (VSSOP8)

74AUP2G79 Product data sheet


15 of 25

#### Low-power dual D-type flip-flop; positive-edge trigger



Eig 12	Package outline SOT833-1 (XSON8)
FIY IZ.	


Low-power dual D-type flip-flop; positive-edge trigger



# XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1 x 0.5 mm

Fig 13. Package outline SOT1089 (XSON8)


Low-power dual D-type flip-flop; positive-edge trigger



XSON8U: plastic extremely thin small outline package; no leads; 8 terminals; UTLP based; body 3 x 2 x 0.5 mm

Fig 14. Package outline SOT996-2 (XSON8U)

Low-power dual D-type flip-flop; positive-edge trigger




# XQFN8U: plastic extremely thin quad flat package; no leads; 8 terminals; UTLP based; body 1.6 x 1.6 x 0.5 mm

Fig 15. Package outline SOT902-1 (XQFN8U)

All information provided in this document is subject to legal disclaimers.

Low-power dual D-type flip-flop; positive-edge trigger




# XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.2 x 1.0 x 0.35 mm

Fig 16. Package outline SOT1116 (XSON8)

All information provided in this document is subject to legal disclaimers.

Low-power dual D-type flip-flop; positive-edge trigger



# XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1.0 x 0.35 mm

Fig 17. Package outline SOT1203 (XSON8)

All information provided in this document is subject to legal disclaimers.

Low-power dual D-type flip-flop; positive-edge trigger

# 14. Abbreviations

eviations
Description
Charged Device Model
Device Under Test
ElectroStatic Discharge
Human Body Model
Machine Model

# **15. Revision history**

Table 12. Revision his	tory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP2G79 v.5	20100930	Product data sheet	-	74AUP2G79 v.4
Modifications:	<ul> <li>Added type</li> </ul>	number 74AUP2G79GF (SOT	1089/XSON8 packaç	ge).
	<ul> <li>Added type</li> </ul>	number 74AUP2G79GN (SOT	1116/XSON8 packag	ge).
	<ul> <li>Added type</li> </ul>	number 74AUP2G79GS (SOT	1203/XSON8 packag	ge).
74AUP2G79 v.4	20090630	Product data sheet	-	74AUP2G79 v.3
74AUP2G79 v.3	20090401	Product data sheet	-	74AUP2G79 v.2
74AUP2G79 v.2	20080319	Product data sheet	-	74AUP2G79 v.1
74AUP2G79 v.1	20061006	Product data sheet	-	-

22 of 25

Low-power dual D-type flip-flop; positive-edge trigger

## 16. Legal information

### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### Low-power dual D-type flip-flop; positive-edge trigger

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# **17. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 74AUP2G79

Low-power dual D-type flip-flop; positive-edge trigger

### **18. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 4
7	Functional description 4
8	Limiting values 5
9	Recommended operating conditions 5
10	Static characteristics
11	Dynamic characteristics 9
12	Waveforms 12
13	Package outline 15
14	Abbreviations 22
15	Revision history 22
16	Legal information 23
16.1	Data sheet status 23
16.2	Definitions 23
16.3	Disclaimers 23
16.4	Trademarks 24
17	Contact information 24
18	Contents 25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 30 September 2010 Document identifier: 74AUP2G79