

Integrated Device Technology, Inc.

16K x 16 CMOS STATIC RAM MODULE

IDT7MC4005

FEATURES:

- High-density 256K CMOS static RAM module
- Fast access time: 15ns (max.)
- Low profile 36-pin sidebraze ceramic DSIP (Dual Single In-line Package)
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL-compatible
- Multiple GND pins for maximum noise immunity

can be achieved due to the use of 64K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS™ technology. The IDT7MC4005 is available with access times as fast as 15ns, with minimal power consumption.


The IDT7MC family of ceramic DSIPs offers the optimum in packing density and profile height. The IDT7MC4005 is packaged in a 36-pin ceramic DSIP (Dual Single In-line Package). The dual row configuration allows 36 pins to be placed on a package 1.8 inches long and .27 inches wide. At only .500 inches high, this low profile package is ideal for systems with minimum board spacing.

All inputs and outputs of the IDT7MC4005 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

DESCRIPTION:


The IDT7MC4005 is a 16K x 16 CMOS static RAM module constructed on a co-fired ceramic substrate using four 16K x 4 static RAMs in leadless chip carriers. Extremely fast speeds

PIN CONFIGURATION⁽¹⁾



2706 Drw 01

FUNCTIONAL BLOCK DIAGRAM



2706 drw 02

PIN NAMES

I/O0-15	Data Inputs/Outputs
A0-13	Address Inputs
CS	Chip Select
WE	Write Enable
OE	Output Enable
Vcc	Power
GND	Ground

2706 tbl 01

NOTE:

1. For module dimensions, please refer to module drawing M42 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990

©1990 Integrated Device Technology, Inc.

8.27-1

DSC-7032/1

1

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

2706 tbl 02

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2706 tbl 03

NOTE:

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V ± 10%

2706 tbl 04

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage Current (Address and Control)	VCC = Max., V _{IN} = GND to VCC	—	20	μA
I _{LI}	Input Leakage (Data)	VCC = Max., V _{IN} = GND to VCC	—	5	μA
I _{LO}	Output Leakage	VCC = Max. CS = V _{IH} , V _{OUT} = GND to VCC	—	5	μA
V _{OL}	Output Low Voltage	VCC = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output High Voltage	VCC = Min., I _{OH} = -4mA	2.4	—	V

2706 tbl 05

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT7MC4005 Max. ⁽¹⁾	IDT7MC4005 Max. ⁽²⁾	Unit
I _{CC1}	Operating Current	f = 0, CS = V _{IL} VCC = Max., Output Open	480	400	mA
I _{CC2}	Dynamic Operating Current	f = f _{MAX} , CS = V _{IL} VCC = Max., Outputs Open	600	500	mA
I _{SB}	Standby Supply Current	f = f _{MAX} , CS ≥ V _{IH} VCC = Max., Outputs Open	240	200	mA
I _{SB1}	Full Standby Supply Current	CS ≥ VCC - 0.2V V _{IN} ≥ VCC - 0.2V or ≤ 0.2V	80	60	mA

2706 tbl 06

NOTE:

- For tAA = 15, 20, 25ns versions.
- For tAA = 30, 35ns versions.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

* Including scope and jig

AC ELECTRICAL CHARACTERISTICS


(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameters	7MC4005S15 Min.	7MC4005S15 Max.	7MC4005S20 Min.	7MC4005S20 Max.	7MC4005S25 Min.	7MC4005S25 Max.	7MC4005S30 Min.	7MC4005S30 Max.	7MC4005S35 Min.	7MC4005S35 Max.	Unit
Read Cycle												
tRC	Read Cycle Time	15	—	20	—	25	—	30	—	35	—	ns
tAA	Address Access Time	—	15	—	20	—	25	—	30	—	35	ns
tACS	Chip Select Access Time	—	15	—	20	—	25	—	30	—	35	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	12	—	15	—	15	—	20	—	20	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
tCHZ ⁽¹⁾	Chip Select to Output in High Z	—	8	—	8	—	10	—	13	—	15	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	8	—	8	—	15	—	15	—	15	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	—	15	—	20	—	25	—	30	—	35	ns
Write Cycle												
tWC	Write Cycle Time	13	—	17	—	20	—	25	—	30	—	ns
tCW	Chip Select to End of Write	13	—	17	—	20	—	25	—	25	—	ns
tAW	Address Valid to End of Write	13	—	17	—	20	—	25	—	27	—	ns
tAS	Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	12	—	17	—	20	—	25	—	25	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	6	—	7	—	7	—	10	—	10	ns
tDW	Data to Write Time Overlap	8	—	10	—	13	—	15	—	15	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	ns


NOTE: 2706 tbi 07

1. This parameter is guaranteed by design but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

1. $\overline{WE}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS}$ transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200\text{mV}$ from steady state. This parameter is guaranteed by design but not tested.



1. $\overline{WE}$ or $\overline{CS}$ must be high during all address transitions.

2. A write occurs during the overlap (twr) of a low $\overline{CS}$.
3. twr is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
5. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, outputs remain in a high impedance state.
6. $\overline{OE}$ is continuously low ($\overline{OE} = V_{IL}$).
7. Dout is the same phase of write data of this write cycle.
8. If $\overline{CS}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design but not tested.

TRUTH TABLE

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Output	Power
Standby	H	X	X	High Z	Standby
Read	L	L	H	DOUT	Active
Write	L	X	L	DIN	Active
Read	L	H	H	High Z	Active

2706 tbl 09

CAPACITANCE (TA = +25°C, f = 1.0MHz)


Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
CIN (D)	Input Capacitance (Data)	VIN = 0V	20	pF
CIN (A)	Input Capacitance Address and Control	VIN = 0V	50	pF
COUT	Output Capacitance	VOUT = 0V	20	pF

2706 tbl 10

NOTE:

1. This parameter is guaranteed by design but not tested.

ORDERING INFORMATION



2706 dnr 10