

Dual N-Channel 30 V (D-S) MOSFETs

PRODUCT SUMMARY						
	V _{DS} (V)	$R_{DS(on)}$ (Ω) Max.	I _D (A)	Q _g (Typ.)		
Channel-1	30	0.024 at V _{GS} = 10 V	12 ^a	3.8 nC		
Chame-1	30	0.030 at $V_{GS} = 4.5 \text{ V}$	12 ^a	3.0110		
Channel-2	30	0.0135 at $V_{GS} = 10 \text{ V}$	16 ^a	7.3 nC		
Chamilei-2	30	0.017 at $V_{GS} = 4.5 \text{ V}$	16 ^a	7.3110		


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFETs
- 100 % R_a and UIS Tested
- Compliant to RoHS Directive 2002/95/EC


HALOGEN FREE

APPLICATIONS

- Notebook System Power
- POL
- Low Current DC/DC



Ordering Information: SiZ904DT-T1-GE3 (Lead (Pb)-free and Halogen-free)



ABSOLUTE MAXIMUM RATINGS	(T _A = 25 °C, unle	ess otherwise	noted)			
Parameter		Symbol	Channel-1	Channel-2	Unit	
Drain-Source Voltage		V_{DS}	30	30	W	
Gate-Source Voltage		V _{GS}	± 20		V	
	T _C = 25 °C		12 ^a	16 ^a		
Continuous Prain Current (T = 150 °C)	T _C = 70 °C		12 ^a	16 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	ID	9.5 ^{b, c}	14.5 ^{b, c}		
	T _A = 70 °C		7.6 ^{b, c}	11.6 ^{b, c}	Α	
Pulsed Drain Current (t = 300 μs)		I _{DM}	30	40	A	
Source Drain Current Diode Current	T _C = 25 °C	- I _S	12 ^a	16 ^a		
Source Drain Current blode Current	T _A = 25 °C		3.2 ^{b, c}	4 ^{b, c}		
Single Pulse Avalanche Current L = 0.1 mH		I _{AS}	10	15		
Single Pulse Avalanche Energy		E _{AS}	5	11	mJ	
	T _C = 25 °C		20	33		
Maximum Power Dissipation	T _C = 70 °C	P _D	12.9	21	W	
Maximum Fower Dissipation	T _A = 25 °C	гD	3.8 ^{b, c}	4.8 ^{b, c}	VV	
	T _A = 70 °C		2.4 ^{b, c}	3.1 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150			
Soldering Recommendations (Peak Temperature) ^{d, e}			26	60	°C	

THERMAL RESISTANCE RATING	5						
Parameter		Symbol	Channel-1		Channel-2		Unit
		Syllibol	Тур.	Max.	Тур.	Max.	Offic
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	25	33	20	26	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	4.7	6.2	3	3.8	<i>5/ VV</i>

Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 68 °C/W for Channel-1 and 61 °C/W for Channel-2.

Document Number: 63482 S11-2380-Rev. B, 28-Nov-11 www.vishay.com

Vishay Siliconix



Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit	
Static						I		
Durin Occurs Bus dadour Vallage	,,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30			l .,	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			V	
V Tamanauatuus Caaffiniant	A)/ /T	I _D = 250 μA	Ch-1		35			
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2		33		m\//°C	
V Tomporative Coefficient	7	I _D = 250 μA	Ch-1		- 4.5		IIIV/ C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 5			
Cata Threshold Voltage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1		2.5	\/	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.2		2.5	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nΛ	
date body Leakage	GSS		Ch-2			± 100	11/4	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1	пΔ	
Zero date voltage Brain Gurrent	1088	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1			5	μΑ	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55 ^{\circ}\text{C}$	Ch-2			5		
o ou o o o		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			Λ	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$ Ch-2 20 $V_{GS} = 10 \text{ V}, I_D = 7.8 \text{ A}$ Ch-1 0.020 0.		A				
		V _{GS} = 10 V, I _D = 7.8 A	Ch-1		0.020	0.024	A 0.024 0.0135 0.030 0.017	
	R _{DS(on)}	V _{GS} = 10 V, I _D = 10 A	Ch-2		0.0105	0.0135	Ω	
Drain-Source On-State Resistance ^b		$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$	Ch-1		0.024	0.030		
		$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$	Ch-2		0.0135	0.017		
h		V _{DS} = 10 V, I _D = 7.8 A	Ch-1		17			
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 10 A	Ch-2		24			
Dynamic ^a								
Input Conscitance	C _{iss}		Ch-1		435			
Input Capacitance	Oiss	Channel-1	Ch-2		846	.5 2.5 2.5 ± 100 ± 100 1 1 5 5 5 2 4 23 8 6 3 11 4 1 1 1 1 1 1 1		
Output Capacitance	C _{oss}	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz			95		nF	
- Carpat Capacitanio	- 055	Channel-2	Ch-2		187		Pi	
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		42			
<u> </u>		V 45VV 40VI 70A	Ch-2		72			
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 7.8 \text{ A}$	Ch-1		8		_	
Total Gate Charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 10 \text{ A}$	Ch-2		15.4			
		Channel-1	Ch-1		3.8		-	
	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 7.8 \text{ A}$ $Ch-1$ $Ch 2$	7.3	11	nC				
Gate-Source Charge					1.4 2.3		-	
		Channel-2	Ch-1		1.1			
Gate-Drain Charge	Q _{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$	Ch-2		2.2		-	
			Ch-1	0.6	3.2	6.4		
Gate Resistance	R_g	f = 1 MHz		0.2	0.8	1.6	Ω	

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.





SPECIFICATIONS ($T_J = 25 ^{\circ}C_s$	unless oth	nerwise noted)					
Parameter	Symbol Test Conditions				Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Channel 1	Ch-1		15	30	
	4(011)	Channel-1 $V_{DD} = 15 \text{ V, } R_{L} = 2.4 \Omega$	Ch-2		15	30	
Rise Time	t _r	$I_D \cong 6.3 \text{ A, } V_{GEN} = 4.5 \text{ V, } R_a = 1 \Omega$	Ch-1		12	24	
		- D = 0.0 1, 1 GEN 1.0 1, 1 g	Ch-2		12	24	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		13	26	
	-(/	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2		13	26	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1		10	20	
			Ch-2 Ch-1		10 5	20 10	ns
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1		9	18	
		$V_{DD} = 15 \text{ V}, R_L = 2.4 \Omega$	Ch-1		10	20	
Rise Time	t _r	$I_D \cong 6.3 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		9	18	
		·	Ch-1		15	30	
Turn-Off Delay Time	t _{d(off)}	Channel-2			14	28	
		V_{DD} = 15 V, R _L = 1.5 Ω $I_{D} \cong$ 10 A, V_{GEN} = 10 V, R _q = 1 Ω	Ch-2 Ch-1		10	20	
Fall Time	t _f	10 = 1071, VGEN = 10 V, Fig = 132	Ch-2		8	16	
Drain-Source Body Diode Characteristic	cs			L	<u> </u>		
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	Ch-1			12	
Continuous Source-Diam Diode Current	'S	10-25 0	Ch-2			16	Α
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			30	_ ^
Fulse Diode Forward Current	'SIVI		Ch-2			40	
Body Diode Voltage	V _{SD}	$I_S = 6.3 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		0.8	1.2	V
Body Blode Voltage		$I_S = 3 A, V_{GS} = 0 V$	Ch-2		0.78	1.2	V
Body Diode Reverse Recovery Time	t _{rr}		Ch-1		15	30	nc
Body Blode neverse necovery Time	۲r		Ch-2		17	34	ns
Body Diode Reverse Recovery Charge	Q _{rr}	Channel-1	Ch-1		7	15	nC
200, 2.000 Hoveroo Hoodwary Orlange	Ch-2 9.5		19	1.0			
Reverse Recovery Fall Time	Ch-1 9						
	a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		10		ns
Reverse Recovery Rise Time	t _b		Ch-1		6		
			Ch-2		7		

Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

Vishay Siliconix


CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix


CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




T_J - Temperature (°C) **Threshold Voltage**

100


125



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power





Safe Operating Area, Junction-to-Ambient

- 50 - 25 0

Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63482

Document Number: 63482 S11-2380-Rev. B, 28-Nov-11




PowerPAIR® 6 x 5 Case Outline






TOP SIDE VIEW

BACK SIDE VIEW






		MILLIMETERS	INCHES					
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.032		
A1	0.00	-	0.10	0.000	-	0.004		
A3		0.20 REF			0.008 REF			
b		0.51 BSC			0.020 BSC			
b1		0.25 BSC			0.010 BSC			
D	5.00 BSC 0.197 BSC							
D1	3.75	3.80	3.85	0.148 0.150		0.152		
Е		6.00 BSC		0.236 BSC				
E1	2.62	2.67	2.72	0.103	0.105			
E2	0.87	0.92	0.97	0.034	0.036	0.038		
е		1.27 BSC			0.005 BSC			
K		0.45 TYP.			0.018 TYP.			
K1		0.66 TYP.		0.026 TYP.				
L		0.43 BSC		0.017 BSC				
L3		0.23 BSC		0.009 BSC				
Z	0.34 BSC			0.013 BSC				

Revision: 07-Nov-11 Document Number: 63656



RECOMMENDED MINIMUM PAD FOR PowerPAIR® 6 x 5



Recommended Minimum Pad Dimensions in mm (inches)

Document Number: 67480 www.vishay.com Revision: 13-Jan-11



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.