

LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

ICS854S14I

GENERAL DESCRIPTION



The ICS854S14I is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer and is a member of the HiPerClockS™ family of high performance clock solutions from IDT. The ICS854S14I is optimized for high speed and very low output skew, making

it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVPECL, LVDS, and SSTL to be easily interfaced to the input with minimal use of external components. The device also has output enable pins which may be useful for system test and debug purposes.


APPLICATIONS:

- · Processor clock distribution
- 622MHz central office clock distribution
- · High speed network routing
- · Wireless basestations
- Serdes LVPECL output to FPGA LVDS input translator
- · Fibre channel clock distribution
- · AMC clock driver for ATCA systems
- Gigabit ethernet clock distibution


FEATURES

- Four differential LVDS outputs
- IN, nIN pair can accept the following differential input levels: LVPECL, LVDS, SSTL
- 50Ω internal input termination to $V_{\scriptscriptstyle T}$
- Output frequency: 1.5GHz
- Output skew: 30ps (typical)
- Part-to-part skew: TBD
- Additive phase jitter, RMS: 0.135ps (typical)
- Propagation delay: 1.1ns (typical)
- · 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS854S14I 24-Lead VFQFN 4mm x 4mm x 0.95 package body K Package Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

1

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 12, 13, 24	GND	Power		Power supply ground.
2, 3	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
4, 5	nQ1, Q1	Output		Differential output pair. LVDS interface levels.
6, 7, 18, 19	V _{DD}	Power		Positive supply pins.
8	nIN	Input		Inverting differential clock input. 50Ω internal input termination to $V_{\scriptscriptstyle T}$.
9	V_{T}	Input		Termination input.
10	IN	Input		Non-inverting differential clock input. 50Ω internal input termination to $V_{_{T}}$.
11	V_{REF_AC}	Output		Reference voltage for AC-coupled applications.
14, 15	Q2, nQ2	Output		Differential output pair. LVDS interface levels.
16, 17	nQ3, Q3	Output		Differential output pair. LVDS interface levels.
20, 21, 22, 23	OE3, OE2, OE1, OE0	Input	Pullup	Active high output enable. When logic HIGH, the output pair is enabled. When logic LOW, the output pair is in a high impedance state. The OEx pins have an internal pullup resistor so the default power-up state of the outputs are enabled. LVCMOS/LVTTL interface levels.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R _{PULLUP}	Input Pullup Resistor			51		kΩ

TABLE 3. OEX TRUTH TABLE

	Inputs		Out	outs
IN	nIN	OE0	Q0	nQ0
0	1	1	0	1
1	0	1	1	0
Х	Χ	0	HI-Z	HI-Z
IN	nIN	OE1	Q1	nQ1
0	1	1	0	1
1	0	1	1	0
Х	Χ	0	HI-Z	HI-Z
IN	nIN	OE2	Q2	nQ2
0	1	1	0	1
1	0	1	1	0
Х	Χ	0	HI-Z	HI-Z
IN	nIN	OE3	Q3	nQ3
0	1	1	0	1
1	0	1	1	0
Х	Χ	0	HI-Z	HI-Z




FIGURE 1. OE TIMING DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_i -0.5V to V_{DD} + 0.5 V

Outputs, I_o (LVDS)

Continuous Current 10mA Surge Current 15mA

 $\begin{array}{ll} \mbox{Storage Temperature, T}_{\mbox{\tiny STG}} & -65^{\circ}\mbox{C to 150}^{\circ}\mbox{C} \\ \mbox{Package Thermal Impedance, $\theta_{\mbox{\tiny JA}}$} & 50.2^{\circ}\mbox{C (0 mps)} \\ \end{array}$

(Junction-to-Ambient)

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 2.5V \pm 5\%$; Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current			88		mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 2.5V \pm 5\%$; Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			1.7		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			0		0.7	V
I _{IH}	Input High Current	OE[0:3]	$V_{DD} = V_{IN} = 2.625V$			5	μΑ
I	Input Low Current	OE[0:3]	$V_{_{DD}} = 2.625V, V_{_{IN}} = 0V$	-150			μΑ

Table 4C. Differential DC Characteristics, $V_{DD} = 2.5V \pm 5\%$; $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
R _{IN}	Differential Input Resistance	(IN, nIN)	IN-to-VT	40	50	60	Ω
V _{IH}	Input High Voltage	(IN, nIN)		1.2		$V_{_{ m DD}}$	V
V _{IL}	Input Low Voltage	(IN, nIN)		0		V _{IH} - 0.15	V
V _{IN}	Input Voltage Swing			0.15		2.8	V
V _{REF_AC}	Reference Voltage			V _{DD} - 1.42	V _{DD} - 1.37	V _{DD} - 1.32	V
V _{DIFF_IN}	Differential Input Voltage Swir	ng		0.3		3.4	V
I _{IN}	Input Current; NOTE 1	(IN, nIN)				35	mA

NOTE 1: Guaranteed by design.

Table 4D. LVDS DC Characteristics, $V_{DD} = 2.5V \pm 5\%$; Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage			350		mV
ΔV_{OD}	V _{OD} Magnitude Change			50		mV
V _{os}	Offset Voltage			1.2		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

Table 5. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$; Ta = -40°C to 85°C

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency			1.5		GHz
$t_{ extsf{PD}}$	Propagation Delay; (Differential); NOTE 1			1.1		ns
tsk(o)	Output Skew; NOTE 2, 4			30		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			TBD		ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section	200MHz, Integration Range: 12kHz - 20MHz		0.135		ps
t_R/t_F	Output Rise/Fall Time	20% to 80%		170		ps

All parameters are measured at \leq 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION






OUTPUT LOAD AC TEST CIRCUIT









PART-TO-PART SKEW


OUTPUT SKEW






OUTPUT RISE/FALL TIME


PROPAGATION DELAY





SINGLE ENDED & DIFFERENTIAL INPUT VOLTAGE SWING

OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP

APPLICATION INFORMATION

LVPECL INPUT WITH BUILT-IN 50Ω Terminations Interface

The IN /nIN with built-in 50Ω terminations accepts LVDS, LVPECL, LVHSTL, CML, SSTL and other differential signals. The signal must meet the V pp and V input requirements. Figures 2A to 2F show interface examples for the HiPerClockS IN/nIN input with built-in 50Ω terminations driven by the most




FIGURE 2A. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω DRIVEN BY AN LVDS DRIVER




FIGURE 2C. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω DRIVEN BY AN OPEN COLLECTOR CML DRIVER




FIGURE 2E. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω
DRIVEN BY A 3.3V LVPECL DRIVER

common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 2B. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω DRIVEN BY AN LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω DRIVEN BY A CML DRIVER WITH
BUILT-IN 50Ω PULLUP




FIGURE 2F. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω

DRIVEN BY A 3.3V CML DRIVER WITH

BUILT-IN PULLUP

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS:

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVDS Output

All unused LVDS outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

2.5V LVDS DRIVER TERMINATION

Figure 3 shows a typical termination for LVDS driver in characteristic impedance of 100 Ω differential (50 Ω single)

transmission line environment. For buffer with multiple LVDS driver, it is recommended to terminate the unused outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION

THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through solder as shown in *Figure 4*. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 4. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS854S14I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS854S14I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{pp} = 2.5V + 5\% = 2.625V$, which gives worst case results.

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 $\theta_{\text{\tiny IA}}$ = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Δ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 43.9°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.231W * 43.9°C/W = 95.1°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

 θ_{M} by Velocity (Meters per Second)

Table 6. Thermal Resistance θ_{JA} for 24-Pin VFQFN, Forced Convection

0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 50.2°C/W 43.9°C/W 39.3°C/W

RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}}$ vs. Air Flow Table for 24 Lead VFQFN

 $\theta_{_{JA}}$ vs. 0 Air Flow (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards

50.2°C/W 43.9°C/W

39.3°C/W

TRANSISTOR COUNT

The transistor count for ICS854S14I is: 288

PACKAGE OUTLINE - K SUFFIX FOR 24 LEAD VFQFN




TABLE 8. PACKAGE DIMENSIONS FOR 24 LEAD VFQFN

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
SYMBOL	МІМІМИМ	MAXIMUM					
N	2	4					
Α	0.80	1.0					
A 1	0	0.05					
А3	0.25 Re	eference					
b	0.18 0.30						
е	0.50 E	BASIC					
$N_{_{\mathrm{D}}}$		6					
$N_{\scriptscriptstyle E}$		6					
D		4					
D2	2.30	2.55					
E	4	4					
E2	2.30	2.55					
L	0.30	0.50					

Reference Document: JEDEC Publication 95, MO-220

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
854S14AKI	TBD	24 Lead VFQFN,	tube	-40°C to 85°C
854S14AKT	TBD	24 Lead VFQFN	2500 tape & reel	-40°C to 85°C
854S14AKILF	S14AIL	24 Lead "Lead-Free" VFQFN	tube	-40°C to 85°C
854S14AKILFT	S14AIL	24 Lead "Lead-Free" VFQFN	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

