

125Mbps to 2.5Gbps Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

General Description

Benefits and Features

The MAX3710 limiting amplifier and burst mode laser driver provides a highly integrated, low-cost, high-performance PMD solution for GPON/EPON ONU applications in modules or directly on the ONU board.

The low-jitter laser diode driver provides transmit burst mode average power control (APC) of laser bias current as well as an integrated modulation current control loop (extinction ratio control, or ERC). The ERC eliminates the need for temperature lookup tables (LUTs) controlling the modulation current.

The low-noise limiting amplifier maximizes optical sensitivity and has adjustable SD/LOS threshold plus programmable output levels. The differential CML output stage features a slew-rate adjustment for 1.25Gbps EPON operation. Integrated bias current monitor, burst mode Tx power monitor, and a digital laser power monitor enable a low-cost implementation of the next-generation GPON and EPON modules with digital diagnostics.

A novel auto-calibration mode enables low-cost fiber optic module production. An integrated 3-wire digital interface controls the laser driver and limiting amplifier functions, and enables communication with a low-cost controller.

The MAX3710 is offered in a small, 4mm x 4mm, 24-pin TQFN package with exposed pad, and operates over the -40°C to +95°C temperature range.

♦ Simplifies Module Manufacturing

- **♦ Enables Single-Temperature Module Testing**
- ♦ Production Laser Auto-Calibration Mode
- **♦ Improved ONU Performance**
 - ♦ Integrated APC and ERC Loops
 - ♦ 1.3mV_{P-P} Receiver Sensitivity
- **♦** Flexibility
 - LVDS, LVPECL, and CML Compatible High-Speed I/Os
 - ♦ Programmable I/O Polarity
 - ♦ 3-Wire Digital Interface
- ♦ Safety and Reliability
 - ♦ Integrated Safety Features with FAULT Mask Register
 - ♦ Supports SFP MSA and SFF-8472 Digital Diagnostic
 - Selectable Analog Monitor of Laser Power or BIAS Current at BMON Pin

Applications

BOSA On-Board GPON/EPON ONU

Ordering Information appears at end of data sheet.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ABSOLUTE MAXIMUM RATINGS

V _{CCX} , V _{CCTO} , V _{CCD} 0.3V to 4.0V	Current Range into LPD	-5mA to $+5mA$
Voltage Range at DISABLE, SDA, SCL, CSEL,	Current out of ROUT+, ROUT	40mA
FAULT, LOS, MDREF, LPD0.3V to (V _{CC} + 0.3V)	Current into TOUT	180mA
Voltage Range at RIN+, RIN(V _{CC} - 1.7V) to (V _{CC} + 0.3V)	Current into IOUT	120mA
Voltage Range at ROUT+, ROUT(V _{CC} - 2V) to (V _{CC} + 0.3V)	Voltage Range at BMON	0.3V to V _{CC}
Voltage Range at TIN+, TIN-,	Continuous Power Dissipation ($T_A = +70$ °C)	
BEN+, BEN0.3V to (V _{CC} + 0.3V)	TQFN (derate 27.8mW/°C above +70°C)	
Voltage Range at TOUT0.3V to V _{CCTO}	Storage Temperature Range5	55°C to +150°C
Voltage Range at IOUT(V _{CCTO} - 1.8V) to (V _{CCTO} + 1.2V)	Die Attach Temperature	+400°C
Current Range into FAULT, LOS,	Lead Temperature (soldering, 10s)	+300°C
MDIN, SDA1mA to +5mA	Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC}=2.97 \text{V to } +3.63 \text{V}, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=+3.3 \text{V}, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
OPERATING CONDITIONS							
Power Supply Voltage	V _{CC}		2.97	3.3	3.63	V	
POWER SUPPLY							
Power-Supply Current	Icc	Includes Rx CML output current, excludes Tx I _{BIAS} = 20mA, I _{MOD} = 40mA		75	110	mA	
POWER-ON RESET							
V _{CC} for Enable High		V _{CCX} connected to V _{CCD}		2.55	2.75	V	
V _{CC} for Enable Low		V _{CCX} connected to V _{CCD}	2.3	2.45		V	
Rx INPUT SPECIFICATION							
Differential Input Resistance	R _{IN}		75	100	125	Ω	
Input Sensitivity	V _{INMIN}	2 ²³ - 1 PRBS, 2.5Gbps, TX_EN = 0 (Note 2)		1.3	2	mV _{P-P}	
Input Overload	V _{INMAX}	(Note 2)	1.2			V _{P-P}	
Differential leave Date and Lance	0	Device powered on, f ≤ 2GHz		19		-10	
Differential Input Return Loss	S _{DD11}	Device powered on, f ≤ 5GHz		12		dB	
Common-Mode Input Return	C	Device powered on, 1GHz ≤ f ≤ 2GHz		11		dП	
Loss	S _{CC11}	Device powered on, 2GHz ≤ f ≤ 5GHz	14			— dB	
Rx OUTPUT SPECIFICATION							
Differential Output Resistance	R _{OUTDIFF}		75	100	125	Ω	
Differential Output Datum Lass	C	Device powered on, f ≤ 2GHz		19		4D	
Differential Output Return Loss	S _{DD22}	Device powered on, 2GHz ≤ f ≤ 5GHz		15		dB	
Common-Mode Output Return	C	Device powered on, f ≤ 2GHz		14		dB	
Loss	S _{CC22}	Device powered on, $2GHz \le f \le 5GHz$		10			

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97V \text{ to } +3.63V, T_A=-40^{\circ}\text{C} \text{ to } +95^{\circ}\text{C}; \text{CML} \text{ receiver output is AC-coupled to differential } 100\Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=+3.3V, T_A=+25^{\circ}\text{C}, \text{ data rate}=2.5\text{Gbps, } I_{BIAS}=20\text{mA}, \text{ and } I_{MOD}=40\text{mA}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
CML Differential Output		$4mV_{P-P} \le V_{IN} \le 1200mV_{P-P},$ SET_CML[3:0] = 10d		600	800	1000	m\/
Voltage		$4mV_{P-P} \le V_{IN} \le 120$ SET_CML[3:0] = 0	00mV _{P-P} ,		410		mV _{P-P}
CML Differential Output Voltage When Disabled		Output AC-coupled SET_CML[3:0] = 10				5	mV _{P-P}
Data Output Transition Time		$4mV_{P-P} \le V_{IN} \le 120$ SLEW_RATE = 1	00mV _{P-P} ,		85	115	
(20% to 80%) (Note 2)		$4mV_{P-P} \le V_{IN} \le 120$ SLEW_RATE = 0	00mV _{P-P} ,		140	200	ps
LOS Output High Voltage	V _{OH}	$R_{LOS} = 4.7 k\Omega - 10 k$	${}^{\!$	V _{CC} - 0.1			V
LOS Output Low Voltage	V _{OL}	$R_{LOS} = 4.7 k\Omega - 10 k$	Ω to V_{CC}	0		0.4	V
Rx TRANSFER CHARACTERIS	TICS						
		2.5Gbps, 4mV _{P-P} ≤ SET_CML[3:0] = 10			7	15	
Deterministic Jitter (Notes 2, 3)	DJ	$ \begin{array}{l} 1.25 \text{Gbps, } 4 \text{mV}_{\text{P-P}} \leq \text{V}_{\text{IN}} \leq 1200 \text{mV}_{\text{P-P}}, \\ \text{SET_CML}[3:0] = 10 \text{d} \\ \\ 125 \text{Mbps, } 4 \text{mV}_{\text{P-P}} \leq \text{V}_{\text{IN}} \leq 1200 \text{mV}_{\text{P-P}}, \\ \text{SET_CML}[3:0] = 10 \text{d, K28.5 pattern} \\ \end{array} $			10	20	ps _{P-P}
					21		
Random Jitter	RJ	Input = 4mV _{P-P} at 2 1111 0000 pattern, (Notes 2, 4)	2.5Gbps, SET_CML[3:0] = 10d		3.5	5	ps _{RMS}
Low-Frequency Cutoff (Simulated Value)		I/O coupling capac	itors = 1µF		10		kHz
Small-Signal Bandwidth (Simulated Value)		SLEW_RATE = 1			2.0		GHz
LOS SPECIFICATIONS (Notes	2, 5)	,					
LOS Hysteresis		10log(V _{DEASSERT} /V	ASSERT)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 6)		2.3		30	μs
LOS Assert Sensitivity Range		LOS_RANGE = 0		4.6		36	m\/
LOS ASSEIT SENSITIVITY HANGE		LOS_RANGE = 1		14		115	mV _{P-P}
			SET_LOS = 5	3	3.8	4.6	
		LOS assert	SET_LOS = 31	18	23	28	
LOS Assert/Deassert Level			SET_LOS = 63	36	47	56	mV _{P-P}
(Low Range, LOS_RANGE = 0)		LOC desease	SET_LOS = 5	5	6.5	8	
		LOS deassert	SET_LOS = 31	32	39	46	
			SET_LOS = 63	64	80	95	

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 V \text{ to } +3.63 V, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=+3.3 V, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
			SET_LOS = 5	9	11.5	14	
		LOS assert	SET_LOS = 31	55	68	80	
LOS Assert/Deassert Level			SET_LOS = 63	115	138	160	m\/
(High Range, LOS_RANGE = 1)			SET_LOS = 5	15	19	23	mV_{P-P}
		LOS deassert	SET_LOS = 31	97	117	136	
			SET_LOS = 63	197	238	278	
Tx INPUT SPECIFICATIONS		1		1			
Differential Input Resistance (TIN and BEN)					13		kΩ
Internal Common-Mode Bias Voltage (TIN and BEN)		For AC-coupled op	eration		1.3		V
Differential Input Voltage (TIN and BEN)		DC-coupled, 100Ω, Figure 1 and Figure	, differential resistors,	0.2		1.6	V _{P-P}
Common-Mode Input Voltage Range (TIN and BEN)		DC-coupled, Figure	e 1 and Figure 3	1.125		V _{CC} - V _{IN} /2.5	V
DIOADI E I		DISABLE = V _{CC}				10	
DISABLE Input Current		DISABLE = GND			33	60.5	μΑ
DISABLE Input High Voltage	V _{IH}			1.8		V _{CC}	V
DISABLE Input Low Voltage	V _{IL}			0		0.8	V
DISABLE Input Hysteresis	V _{HYST}				80		mV
DISABLE Input Impedance	R _{PULL}	Pullup resistor		60	100	138	kΩ
Tx OUTPUT SPECIFICATIONS							
FAULT Output High Voltage	V _{OH}	R_{FAULT} is $4.7k\Omega$ - 1	I0k Ω to V _{CC}	V _{CC} - 0.	1		V
FAULT Output Low Voltage	V _{OL}	R_{FAULT} is $4.7k\Omega$ - 1	I0k Ω to V _{CC}	0		0.4	V
LPD Output High Voltage	V _{OH}	I _{LPD} = -1mA		V _{CC} - 0.5	5		V
LPD Output Low Voltage	V _{OL}	I _{LPD} = +1mA		0		0.4	V
LASER MODULATOR							
Maximum Modulation-On Current				85			mA
Minimum Modulation-On Current						5	mA
Modulation Current DAC Stability		10mA ≤ I _{MOD} ≤ 85mA (Notes 2, 7)			1	4	%
Modulation Current Rise/Fall		20% to 80%, 10mA $R_{LOAD} = 12\Omega$, TRF			65	120	n-
Time (Note 2)		20% to 80%, 10mA $R_{LOAD} = 12\Omega$, TRF			72		ps

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 V \text{ to } +3.63 V, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=+3.3 V, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Compliance Voltage at TOUT	V _{TOUT}	Instantaneous voltage, 10mA ≤ I _{MOD} ≤ 85mA	0.6		2.4	V
		10mA ≤ I _{MOD} ≤ 85mA, 2.5Gbps		15	40	
Deterministic Jitter	DJ	10mA ≤ I _{MOD} ≤ 85mA, 1.25Gbps		15		no
(Notes 2, 3)	D3	$10\text{mA} \le I_{\text{MOD}} \le 85\text{mA}, 125\text{Mbps},$ K28.5 pattern		20		PSP-P
Random Jitter	D.I.	10mA ≤ I _{MOD} ≤ 20mA, 1111 0000 pattern		1.2	1.65	
(Notes 2, 4)	RJ	20mA ≤ I _{MOD} ≤ 85mA, 1111 0000 pattern		1	1.45	ps _{RMS}
BIAS GENERATOR						,
Maximum Bias Current		Current into TOUT	70			mA
Minimum Bias Current		Current into TOUT			1	mA
Bias Current DAC Stability		$2mA \le I_{BIAS} \le 70mA$, $V_{TOUT} = 2V$ (Notes 2, 7)		1	4	%
Bias Current Monitor Current	I _{BIAS} /	External resistor to GND defines voltage gain, 2mA ≤ I _{BIAS} ≤ 6mA	54	64	72	0.70
Gain	IBMON	External resistor to GND defines voltage gain, 6mA ≤ I _{BIAS} ≤ 70mA	64	72	80	A/A
Compliance Voltage Range at BMON	V _{BMON}		0		1.8	V
BMON Current Gain Stability (as Bias Monitor)		2mA ≤ I _{BIAS} ≤ 70mA (Notes 2, 7)		2	5	%
LASER CONTROL SPECIFICAT	TIONS					
APC Loop Stability (1.25Gbps,		I _{MDINAVG} = 50μA, K _{MD} x SE = 0.005		0.1		401 (10)
2 ²³ - 1 PRBS Pattern) (Note 8)		I _{MDINAVG} = 2mA, K _{MD} x SE = 0.05		0.1		10log(dB)
APC Loop Stability (2.5Gbps,		I _{MDINAVG} = 50μA, K _{MD} x SE = 0.005		0.1		10 :/-ID)
2 ²³ - 1 PRBS Pattern) (Note 8)		I _{MDINAVG} = 2mA, K _{MD} x SE = 0.05		0.1		10log(dB)
ERC Loop Stability (1.25Gbps, 2 ²³ - 1 PRBS Pattern,		$I_{MDINAVG} = 50\mu A, K_{MD} \times SE = 0.005$		0.5		10log(dB)
e _R = 11dB) (Note 8)		$I_{MDINAVG} = 2mA, K_{MD} \times SE = 0.05$		0.5		
ERC Loop Stability (2.5Gbps, 2 ²³ - 1 PRBS Pattern,		I _{MDINAVG} = 50μA, K _{MD} × SE = 0.005		1.3		10log(dB)
$e_R = 11dB$) (Note 8)		I _{MDINAVG} = 2mA, K _{MD} x SE = 0.05		1.1		Tolog(ab)
MDIN Bias Voltage	V _{MDIN}			1.2		V
MD Average Current Range	I _{MDINAVG}	Average current into MDIN	50		2000	μΑ
Programmable Extinction Ratio Range	e _R	P1/P0 (DPC closed-loop operation)	10	16	24	

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 V \text{ to } +3.63 V, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=+3.3 V, T_A=+25 ^{\circ}\text{C}, \text{ data rate}=2.5 \text{Gbps, } I_{BIAS}=20 \text{mA}, \text{ and } I_{MOD}=40 \text{mA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MD Current Monitor/BMON Activation Time		From the rising edge of the final SCL clock of the 3-wire cycle to 90% of steady state at BMON		100		ns
SAFETY FEATURES						
Fault Threshold Voltage at TOUT	V _{TOUT}	Fault always occurs for $V_{TOUT} < 0.35V$, fault never occurs for $V_{TOUT} \ge 0.55V$	0.35		0.55	V
Fault Threshold Voltage at MDIN	V _{MDIN}	Fault always occurs for $V_{MDIN} < 0.3V$, fault never occurs for $V_{MDIN} \ge 0.5V$	0.3		0.5	V
Fault Threshold Voltage at IOUT		Fault always occurs for V _{IOUT} < V _{CCTO} - 1.7V, fault never occurs for V _{IOUT} ≥ V _{CCTO} - 1.45V, V _{CCTO} = 3.3V	V _{CCTO} - 1.7		V _{CCTO} - 1.45	V
Warning Threshold Voltage at BEN (Differential Voltage)		Warning occurs if I(BEN+) - (BEN-)I < 20mV and never occurs if I(BEN+) - (BEN-)I ≥ 100mV	20		100	mV
Warning Threshold Voltage at BEN (Common-Mode Voltage)		Warning occurs if both BEN+ and BEN-fall below 880mV		880		mV
Fault Threshold Voltage at VCCTO		Fault always occurs for V_{CCTO} < 2V; fault never occurs for $V_{CCTO} \ge 2.95V$	2		2.95	V
Maximum Laser Current in Disable State or Burst-Off State		Combined total current into TOUT during fault, DISABLE = 1, TX_EN = 0, or BEN = 0			100	μΑ
Tx TIMING SPECIFICATIONS						
DPC Loop Initialization Time	[†] APCINIT	I _{BIAS} = 40mA and I _{MOD} = 60mA, I _{BIAS_INT} = 8mA, time from restart to I _{BIAS} and I _{MOD} at 90% of steady state		3		μs
Burst Enable Time	^t BSTART	Time from 50% of BEN± input signal to I _{BIAS} and I _{MOD} at 90% of steady state (Note 2)			2	ns
Burst Disable Time	[†] BSTOP	Time from 50% of BEN± input signal to I _{BIAS} and I _{MOD} at 10% of steady state (Note 2)			2	ns
Minimum Burst-On Time to Update BIAS and MOD	^t BRSTON	MDON_DLY[1:0] = 00 (Note 2)		60	100	ns
Minimum Burst-Off Time to Update BIAS and MOD	^t BRSTOFF	(Note 2)		110	200	ns
DISABLE Assert Time	t _{OFF}	Time from rising edge of DISABLE input signal to I _{BIAS} and I _{MOD} at 10% of steady state (Note 2)		30	100	ns

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97 \text{V to } +3.63 \text{V}, T_A=-40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}; \text{CML receiver output is AC-coupled to differential } 100 \Omega \text{ load; registers are set to default values, unless implied by test conditions. Typical values are at <math>V_{CC}=+3.3 \text{V}, T_A=+25 ^{\circ}\text{C}, \text{ data rate } =2.5 \text{Gbps, } I_{BIAS}=20 ^{\circ}\text{MA}, \text{ and } I_{MOD}=40 ^{\circ}\text{MA}, \text{ unless otherwise noted.}) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DISABLE Negate Time	ton	Time from falling edge of DISABLE input signal to I _{BIAS} and I _{MOD} at 90% of steady state (Note 2)		200	300	ns
Fault Assert Time	^t FAULT	Time from fault condition to FAULT high, $C_{FAULT} \le 20 pF$, R_{FAULT} is $4.7 k\Omega$ - $10 k\Omega$ to V_{CC} (Note 2)		2.5	10	μs
LPD Assert Time	[†] LPD-ASSERT	Time from positive BEN edge to 90% of steady state at LPD output, $C_{LPD} \le 10pF$			100	ns
LPD Deassert Time	t _{LPD-} DEASSERT	Time from negative BEN edge to 90% of steady state at LPD output, $C_{LPD} \le 10pF$			100	ns
DISABLE to Reset		Minimum required time DISABLE must be held high to reset a fault		100		ns
LASER POWER DETECTOR	(LPD) SPECIFICA	ATIONS				,
LPD Threshold Values		KIMD[1:0] = 00: N = LPD_TH[2:0] + 1, KIMD[1:0] = 01: N = 2 × (LPD_TH[2:0] + 1), KIMD[1:0] = 1X: N = 4 × (LPD_TH[2:0] + 1)		N x 12.5		μΑ
Rx OUTPUT LEVEL DAC						
Full-Scale Voltage	V _{FS}	SET_CML[3:0] = 15d	820	1000		mV _{P-P}
Resolution		4 bits		40		mV _{P-P}
LOS THRESHOLD DAC						
Full-Scale Voltage		LOS_RANGE = 0		47		mV _{P-P}
Tull-ocale voltage		LOS_RANGE = 1		138		шир-р
Resolution		LOS_RANGE = 0		0.75		mV _{P-P}
		LOS_RANGE = 1	2.2		,	
Integral Nonlinearity		SET_LOS[5:0] = 5d to 63d		±0.7		LSB
BIAS CURRENT DAC			70	70		Α
Full-Scale Current	I _{FS_BIAS}	I _{BIAS} = (12 + BIASREG[9:0]) x LSB_BIAS	70	78		mA
Resolution	LSB_BIAS	10-bit DAC		75		μΑ
MODULATION CURRENT DA	AC	1				<u> </u>
Full-Scale Current	l _{FS_MOD}	I _{MOD} = (20 + MODREG[8:0]) x LSB_MOD	85	89		mA
Resolution	LSB_MOD	9-bit DAC		167		μΑ
3-WIRE DIGITAL INTERFACE						
Input High Voltage	V _{IH}		2.0		V _{CC}	V
Input Low Voltage	V _{IL}				0.8	V
Input Hysteresis	V _{HYST}			80		mV
	•					

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}=2.97V \text{ to } +3.63V, T_A=-40^{\circ}\text{C} \text{ to } +95^{\circ}\text{C}; \text{CML}$ receiver output is AC-coupled to differential 100Ω load; registers are set to default values, unless implied by test conditions. Typical values are at $V_{CC}=+3.3V$, $T_A=+25^{\circ}\text{C}$, data rate = 2.5Gbps, $I_{BIAS}=20\text{mA}$, and $I_{MOD}=40\text{mA}$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage Current	I _{IL} , I _{IH}	Voltage at pin 0V to V_{CC} , internal pullup or pulldown 75k Ω typical			85	μА
Output High Voltage	V _{OH}	External pullup of 4.7kΩ to V _{CC}	V _{CC} - 0.1			V
Output Low Voltage	V _{OL}	External pullup of 4.7kΩ to V _{CC}			0.4	V
3-WIRE DIGITAL INTERFACE T	ΓΙΜΙΝG (Figure	6)				
SCL Clock Frequency	f _{SCL}				1	MHz
SCL Pulse-Width High	t _{CH}		0.5			μs
SCL Pulse-Width Low	t _{CL}		0.5			μs
SDA Setup Time	t _{DS}			100		ns
SDA Hold Time	t _{DH}			100		ns
SCL Rise to SDA Propagation Time	t _D			5		ns
CSEL Pulse-Width Low	t _{CSW}		500			ns
CSEL Leading Time Before the First SCL Edge	tL			500		ns
CSEL Trailing Time After the Last SCL Edge	t _T			500		ns
SDA, SCL External Load	C _B	Total bus capacitance on one line			20	рF

- **Note 1:** Specifications at $T_A = -40^{\circ}C$ and $T_A = +95^{\circ}C$ are guaranteed by design and characterization, .
- **Note 2:** Guaranteed by design and characterization, $T_A = -40$ °C to +95°C.
- Note 3: The data input transition time is controlled by 4th-order Bessel filter with f_{-3dB} = 0.75 x 1.25GHz and f_{-3dB} = 0.75 x 2.5GHz, respectively. The deterministic jitter caused by this filter is not included in the DJ. A 2²³ 1 PRBS equivalent pattern was used.
- Note 4: RJ was tested without input filter.
- Note 5: For all Rx LOS specifications LOS_LOWBW = 1 for 1.25Gbps operation and LOS_LOWBW = 0 for 2.5Gbps operation.
- **Note 6:** Measurement includes an input AC-coupling capacitor of 0.1μF. The signal at the RIN input is switched between two amplitudes: Signal_ON and Signal_OFF.
 - 1) Receiver operates at sensitivity level plus 1dB power penalty
 - a) Signal_OFF = 0
 - Signal_ON = 10log(min_assert_level) + 8dB
 - b) Signal_ON = 10log(max_deassert_level) + 1dB
 - $Signal_OFF = 0$
 - 2) Receiver operates at overload
 - Signal OFF = 0
 - Signal_ON = $1.2V_{P-P}$
 - max_deassert_level and min_assert_level are measured for one SET_LOS setting
- Note 7: Stability is defined [I_{MEASURED}) (I_{REFERENCE})]/(I_{REFERENCE}) over the listed current range temperature and supply variation. Reference current measured at $V_{CC} = 3.3V$ and $T_A = +25^{\circ}C$. Measured current is measured at $V_{CC} = 3.3V \pm 5\%$ and $T_A = -40^{\circ}C$ to $+95^{\circ}C$.
- Note 8: K_{MD} is the laser diode to monitor diode gain in A/W. SE is the laser's slope efficiency.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control






Figure 1. BEN/TIN Input Voltage Diagram


125Mbps to 2.5Gbps Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Typical Operating Characteristics


(Typical values are at $V_{CC} = +3.3V$, $T_A = +25$ °C, data pattern = 2^{23} - 1 PRBS, unless otherwise noted.)










BIT-ERROR RATE vs. DIFFERENTIAL INPUT AMPLITUDE (1.25Gbps)








IMOD CURRENT vs. SET_IMOD[7:0] (OPEN LOOP OPERATION)



I_{BIAS} CURRENT vs. SET_IBIAS[7:0] (OPEN LOOP OPERATION)




125Mbps to 2.5Gbps Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control


Typical Operating Characteristics (continued)

(Typical values are at $V_{CC} = +3.3V$, $T_A = +25$ °C, data pattern = 2^{23} - 1 PRBS, unless otherwise noted.)


LASER STARTUP WITHOUT PRECONDITIONING




LASER STARTUP WITH PRECONDITIONING (SET_IBIAS[7:0] AND SET_IMOD[7:0] LOADED WITH VALUES CLOSE TO BIASREG[9:2] AND MODREG[8:1] FINAL VALUES)



2.488Gbps OPTICAL EYE




LASER STARTUP WITHOUT PRECONDITIONING (200ns BURSTS), STARTING FROM MINIMUM IBIAS AND IMOD



125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Pin Configuration



Pin Description

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
1	FAULT	Transmitter Fault, Open-Drain. Logic-high indicates a fault condition has been detected (FAULT_POL = 1). It remains high even after the fault condition has been removed. A logic-low occurs when the fault condition has been removed and the fault latch has been cleared by toggling the DISABLE signal, or by setting MODECTRL = 68h. FAULT should be pulled up to 3.3V supply through a 4.7k Ω to 10k Ω resistor. Note that pulling up the pin to a supply voltage above V _{CCX} can turn on the ESD protection diode.	PROTECTION FAULT
2	DISABLE	Transmitter Disable Input, TTL/CMOS. Set to logic-low for normal operation (DIS_POL = 1). Logic-high or open disables both the modulation current and the bias current. Internally pulled up by a $100 \text{k}\Omega$ resistor to V_{CCX} .	DISABLE VCCX VCCX VCCX VCCX PROTECTION PROTECTION

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
3	CSEL	Chip-Select Input, CMOS. Setting CSEL to logic-high starts a cycle. Setting CSEL to logic-low ends the cycle and resets the control state machine. Internally pulled down by a 75k Ω resistor to ground.	CSEL PROTECTION VCCD PROTECTION TO THE PROTECTI
4, 5	ROUT+, ROUT-	Differential Receiver Data Output, CML. This output has 50Ω terminations to V_{CC} . Polarity is set by the RX_POL bit.	V _{CCX} ESD 50Ω PROTECTION ROUT+ ROUT-
6	SCL	Serial-Clock Input, CMOS. Internally pulled down by a $75 k\Omega$ resistor to ground.	SCL PROTECTION VCCD PROTECTION SCL
7	V _{CCD}	Power Supply. Provides supply voltage to the digital block.	_
8	SDA	Serial-Data Bidirectional Input, CMOS. Opendrain output. This pin has a $75 k\Omega$ internal pullup, but it requires an external $4.7 k\Omega$ to $10 k\Omega$ pullup to meet 3-wire timing specifications.	SDA VCCD VCCD VCCD VCCD VCCD T5kΩ PROTECTION = =

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
9, 10	BEN+/ BEN-	Burst-Enable Input. This differential $13k\Omega$ input is compatible with LVDS, PECL, and CML input levels. The polarity is set by the BEN_POL bit.	BEN+ $ \begin{array}{c} 1.3V \\ 6.5k\Omega \\ 6.5k\Omega \end{array} $ $ \begin{array}{c} 6.5k\Omega \\ 1k\Omega \end{array} $ $ \begin{array}{c} ESD \\ PROTECTION \end{array} $
11, 12	TIN+/TIN-	Differential Transmitter Data Input. This differential 13k Ω input is compatible with LVDS, PECL, and CML input levels. The polarity is set by the TX_POL bit.	$\begin{array}{c c} & & & & \\ & &$
13	LPD	Laser Power Detector Output. The polarity of the LPD signal is controlled by the LPD_POL bit. The output impedance is approximately 150Ω .	VCCX ESD VCCX PROTECTION LPD

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
14	TOUT	Noninverting Laser Diode Modulation and Bias Current Output. Connect to the cathode of the laser diode. A differential 1 at TIN± results in current flow at the laser.	PROTECTION IOUT TOUT
15	IOUT	Inverting Laser Diode Modulation and Bias Current Output. Connect to the anode of the laser diode.	BIASREG MODREG
16	V _{CCTO}	Power-Supply Connection. Provides supply voltage to the transmitter output.	_
17	MDREF	Monitor Diode Reference. Connect this to a filtered V _{CCTO} .	MDREF VCCX
18	MDIN	Monitor Diode Input. Connect this pin to the anode of the monitor diode. MDIN can be left open for open-loop operation. Keep capacitance minimized at this pin.	MDIN = 40Ω
19	BMON	Bias Current/Laser Power Monitor Output. Current out of this pin develops a ground-referenced voltage across external resistor(s) that is proportional to the laser bias current or MDIN pin current. The current sourced by this pin is typically 1/72 the laser bias current.	V _{CCX} PROTECTION BMON
20, 23	V _{CCX}	Transceiver Power Supply. Provides supply voltage to the receiver and transmitter cores.	_

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

PIN	NAME	OUTPUT FUNCTION	EQUIVALENT CIRCUIT
21, 22	RIN-, RIN+	Differential Receiver Data Input. Contains 100Ω differential termination on-chip. Connect these inputs to the TIA outputs using $1\mu\text{F}$ coupling capacitors.	RIN+ VCCX VCCX-1.2V 50Ω 50Ω PROTECTION
24	LOS	Receiver Loss-of-Signal (LOS) Output, Open Drain. This output goes to a logic-high when the level of the input signal drops below the	PROTECTION LOS
_	EP	Exposed Pad. Ground. This is the only electrical connection to ground on the MAX3710 and must be soldered to circuit board ground for proper thermal and electrical performance (see the <i>Exposed-Pad Package and Thermal Considerations</i> section).	_

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control




Figure 2. Functional Diagram

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Detailed Description

The MAX3710 combines a high-gain limiting amplifier with a burst-mode laser driver. The limiting amplifier includes offset cancellation and programmable signal-detect threshold. The laser driver includes average power and extinction ratio control, average or peak laser power measurement capability, overcurrent limiting, laser power detector, bias current/MD current monitor, and fault detection. A 3-wire serial control interface enables an external controller to set all parameters necessary for operation of the limiting amplifier and laser diode driver. The interface enables real-time laser bias and/or modulation current control and provides operation and status readouts.

The features and performance are specifically designed to be compatible with low-cost microcontrollers and provide complete EPON and GPON PMD functionality, including laser fault detection, diagnostics, and average power control with extinction ratio control. The MAX3710 includes all the logic required for laser protection, control loop operation, and monitor diode current measurement.

1.25Mbps to 2.5Gbps Limiting Amplifier Block Description

Continuous Mode Limiter

The limiting amplifier consists of a multistage amplifier, offset-correction circuit, output buffer, and loss-of-signal/signal-detect circuitry. Its low noise (1.3mV_{P-P} typical sensitivity) and high gain can provide 0.3dB to 0.5dB of additional sensitivity in typical 2.5Gbps GPON applications. Programmable configuration options (LOS threshold, LOS polarity, CML output with adjustable level, slew rate, and output polarity) enhance layout flexibility and triplexer/ROSA compatibility.

High-Speed Input Signal Path

The inputs, RIN±, have an internal 100Ω differential termination and should be AC-coupled to the transimpedance amplifier.

Offset Cancellation

The limiting amplifier has approximately 68dB of gain, which makes it very susceptible to both DC offsets and pulse-width distortion in the signal from the transimpedance amplifier. A low-frequency feedback loop provides offset cancellation to compensate for these effects; the nominal small-signal low-frequency

cutoff of the offset cancellation loop is 10kHz when $1\mu F$ AC-coupling capacitors are used.

Loss-of-Signal Circuitry (LOS)

This block detects amplitude of the incoming signal and compares it against a preset threshold, which is controlled by <u>SET_LOS</u>[5:0]. The programming range of the LOS assert level is 3.8mV_{P-P} to 138mV_{P-P}.

Changing the LOS threshold during operation (i.e., without executing a reset) does not cause a glitch or incorrect LOS output. The detector has 2dB of hysteresis to control chatter at the LOS output. The LOS output polarity is controlled by the LOS_POL bit. The entire LOS circuit block can be disabled by setting LOS_EN = 0.

Output Drivers

The CML data outputs, ROUT±, are terminated with 50Ω to V_{CCX} . The differential output level can be programmed through the <u>SET_CML</u>[3:0] register between 410mV_{P-P} and 1000mV_{P-P}, and the output polarity can be inverted. Serial commands can also be used to manually disable the output (to its common-mode voltage, i.e., near zero differential voltage DC), or cause the limiting amp to automatically disable the output under an LOS condition (squelch through the SQ_EN bit). The output slew rate can be optimized for either 2.5Gbps or low data-rate operation by setting the SLEW_RATE bit.

1.25Mbps to 2.5Gbps Laser Driver Block Description

The burst mode laser driver consists of TIN±/BEN± differential high-speed input buffers, TIN±/BEN± polarity switch buffers, DISABLE TTL/CMOS input buffer, combined laser modulator and bias generator, monitor diode current input buffer with calibration features, digital laser power detector (LPD) with CMOS output buffer, analog bias current monitor, analog transmit power monitor, APC and ERC loop circuitry, eye-safety monitoring, and FAULT output buffer.

Differential High-Speed Input Buffers

The high-speed laser driver data inputs, BEN \pm and TIN \pm , are compatible with LVDS, LVPECL, and CML outputs. BEN can be driven single-ended (Figure 3). For burst mode operation TIN \pm should be DC-coupled with external differential termination of 100 Ω placed close to the input pins. The BEN \pm and TIN \pm inputs can also be DC-coupled to LVDS outputs using a 100 Ω differential termination. The polarity of TIN \pm and BEN \pm can be inverted by the TX_POL and BEN_POL bits, respectively.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control




Figure 3. Interfacing to the MAX3710 TIN± and BEN± Inputs

Laser Modulator and Bias Generator

The laser modulator provides DC coupled current into the cathode of the laser diode at the TOUT pin. The modulation current amplitude is set by MODREG[8:0]. The modulation current DAC guarantees modulation amplitudes up to 85mA.

The laser bias current output stage is similar to the modulation current output stage because the burst mode operation requires fast switching on/off times. The amplitude of the laser bias current is controlled by BIASREG[9:0]. The laser bias current DAC guarantees values up to 70mA.

During burst-on the modulation and bias currents are summed at the TOUT pin. During burst-off the bias and modulation currents are switched to the IOUT pin. Note that TOUT and IOUT are not differential in the general sense; TOUT must be connected to the laser diode cathode and the cascoded IOUT pin must be connected to the laser diode anode.

Monitor Diode Current Input Buffer

The input stage covers a large input signal range by having adjustable gain settings. The KIMD[1:0] bits set the current gain. This is followed by an adjustable transimpedance amplifier (TIA). The TIA gain settings are programmed by the KRMD[2:0] bits. The input has high bandwidth, allowing the MAX3710 to monitor not only average laser power, but also extinction ratio. In addition, laser power detection (LPD) for rogue ONUs is made possible by the MDIN input.

MDIN current is mirrored at the BMON output and selected by setting MDMON_EN = 1 and MON_SEL = 1. In this mode, the current sourced by BMON is scaled by $K_{\mbox{\scriptsize IMD}}$, where the value $K_{\mbox{\scriptsize IMD}}$ is set by the KIMD[1:0] bits. The high bandwidth of the MDIN–BMON path enables tuning of the laser-to-monitor diode external components to minimize crosstalk and to optimize filtering on the MDIN signal.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Digital Laser Power Detector

This detector compares the monitor diode current value with a preset threshold and generates a CMOS logic level output at the LPD pin. The threshold level scales with gain settings at MDIN through KIMD[1:0].

There are two basic modes for reporting the results of LPD, which performs light detection during the off_state: Off_state is defined as a disable of the device by DISABLE, TX_EN, MOD_EN, BIAS_EN, BEN, or a fault.

Mode 1, LPD_MODE = 1:

LPD reports any light burst (when BEN = 1, the LPD output is high).

Mode 2, LPD_MODE = 0:

LPD reports light bursts during a laser off state only (when BEN = 1, the LPD output is low).

Polarity of the LPD output is selectable by setting the LPD_POL bit. The mode of operation is controlled by the LPD_MODE bit.

Use the LPD_TH[2:0] bits to set the LPD threshold in steps of 12.5 μ A/K_{IMD}, where the value K_{IMD} is set by the KIMD[1:0] bits. If the monitor diode exhibits a "slow-tail" behavior where the monitor diode current slowly decays after light disappears, the LPD threshold may need to be adjusted high enough so the LPD output does not produce an unintentional pulse directly after BEN transitions low.

Average Power and Extinction Ratio Control Circuitry

The MAX3710 includes full closed-loop control of laser average power and extinction ratio. Figure 4 shows the dual power control, or DPC, loop. Operation is as follows:

The monitor diode (MD) is connected to the MDIN pin, and the MD current is amplified by a gain set by the KIMD[1:0] and KRMD[2:0] bits.

The output of the MDIN input buffer is sent through a programmable filter, controlled by the CPRG[4:0], MDLBW[1:0], and MDRNG bits.

The filter output is fed to a 10MS/s analog-to-digital converter (ADC), where the peak values of both the high current and the low current (proportional to the high power and low power of the laser) are determined and converted to 16-bit digital words, MD0REGH[7:0] and MD0REGL[7:0],

and $\underline{\mathsf{MD1REGH}}[7:0]$ and $\underline{\mathsf{MD1REGL}}[7:0]$. The values are $\mathsf{MD0}[15:8] = \mathsf{MD0REGH}[7:0]$, $\mathsf{MD0}[7:0] = \mathsf{MD0REGL}[7:0]$, $\mathsf{MD1}[15:8] = \mathsf{MD1REGH}[7:0]$, $\mathsf{MD1}[7:0] = \mathsf{MD1REGL}[7:0]$. The number of averages used to generate $\mathsf{MD1}[15:0]$ and $\mathsf{MD0}[15:0]$ is determined by $\mathsf{MDAVG_CNT}$.

To monitor average transmitter power, use the following equation:

$$P_{AVG} = 0.00292 \times \frac{\frac{MD0[15:0]}{8} + MD1[15:0]}{512 \times KIMD \times KRMD \times K_{MD}}$$

where ${\rm K}_{\rm MD}$ is the laser diode to monitor diode gain in A/W.

For example, if $K_{MD}=0.1$, KIMD[1:0]=00 (gain = 1), KRMD[2:0]=000 (gain = 2800Ω), MD0[15:0]=35750d, and MD1[15:0]=44680d, the calculated $P_{AVG}=1$ mW.

From the ADC to the TOUT/IOUT outputs, operation is dictated by the state of the BEN± pins. The ADC only samples during the burst-on time and is frozen during burst-off. Therefore, MD1 and MD0 values are held static during burst-off. The TX_EN bit must also be high for the ADC to sample.

The delay from the rising edge of BEN to the first sample is selected by the MDON_DLY[1:0] bits in 100ns steps. For MDON_DLY[1:0] = 00, the minimum burst-on time for DPC updating is approximately 60ns (typ), and it can be adjusted up to 360ns by setting MDON_DLY[1:0] = 11.

Returning to the main forward path of the DPC, MD1[15:0] and MD0[15:0] are used to compute the average power and extinction ratio at the MDIN input in the "COMPUTATION" block (Figure 4). These values are compared with the target values of average power (SET_2XAPC[7:0]) and extinction ratio (ERSET[3:0] bits). If the error magnitude is greater than the value set by THRSHLD, then the output registers BIASREG[9:0] and MODREG[8:0] are updated with the error value. The update value is limited by the BIASINC[3:0] and MODINC[3:0] registers.

The <u>IBIASMAX</u>[7:0] and <u>IMODMAX</u>[7:0] values are used to limit <u>BIASREG</u>[9:2] and <u>MODREG</u>[8:1]. Note only the upper 8 bits of the output current registers are compared.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

The EOB_EN bit conditions updating of the output registers.

If EOB_EN = 1, the output registers are only updated once immediately following the falling edge of BEN. However, the DPC must acquire the entire set of averages, N, set by MDAVG_CNT, before changing BIASREG[9:0] and MODREG[8:0]. The averaging process can stretch over multiple bursts and freezes between bursts. Once the required number of averages has been satisfied, the ADC outputs freeze until BEN falls and BIASREG[9:0] and MODREG[8:0] can be updated.

If EOB_EN = 0, the output registers are updated continuously while BEN = 1.

The "CONTROL" block (Figure 4) controls the updating and startup behavior of the entire DPC.

The bits APC_EN and DPC_EN control the operating mode of the DPC:

Full DPC Mode. DPC_EN = 1, APC_EN = X: BIASREG[9:0] and MODREG[8:0] are controlled based on the SET_2XAPC[7:0] register and ERSET[3:0] targets.

APC Only Mode. DPC_EN = 0, APC_EN = 1: The BIASREG[9:0] register is controlled based on the SET_2XAPC[7:0] target and MODREG[8:0] is controlled directly through SET_IMOD[7:0]. MODINC[4:0] is used to adjust the lower bits of MODREG[8:0] using two's complement to increase or decrease its value.

Open Loop Mode. DPC_EN = 0, APC_EN = 0: The BIASREG[9:2] register is controlled directly by SET_IBIAS[7:0] and MODREG[8:1] is controlled directly by SET_IMOD[7:0]. Registers BIASINC[4:0] and MODINC[4:0] are used to adjust the lower bits of BIASREG[9:0] and MODREG[8:0] using two's complement.




Figure 4. DPC Loop Diagram

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

The DPC acquisition mode is controlled by several bits: RESTART, IBUPDT_EN, IMUPDT_EN, DPC_RUN, and DPC_STOP.

Anytime the DPC FSM is reset (through an unmasked fault or if RESTART is issued), BIASREG[9:2] and MODREG[8:1] are optionally reinitialized to SET_IBIAS[7:0] and SET_IMOD[7:0], respectively. Reinitialization is accomplished by setting bit IBUPDT_EN (for BIASREG[9:0]) or IMUPDT_EN (for MODREG[8:0]) to 1. This allows accurate output current in the first burst.

The bit RESTART resets the state machine, sets DPC_RUN = 1, and reinitializes <u>BIASREG[9:2]</u> and <u>MODREG[8:1]</u>, subject to IBUPDT_EN and IMUPDT_EN, respectively. The state machine then moves to a coarse acquisition mode, a binary-search mode, and finally a steady-state mode where averaging begins. In steady-state mode, the SSMODE status bit is set high and RESTART is reset.

In coarse acquisition mode, the BIASREG[9:0] step size is 2 x BIASINC[3:0] and the MODREG[8:0] step size is 2 x MODINC[3:0]. An update is made every 200ns.

The bit DPC_STOP prevents the DPC from updating the output registers, while DPC_RUN allows the DPC to operate. If a 1 is written to DPC_STOP, DPC_RUN is reset to 0. If a 1 is written to DPC_RUN, DPC_STOP is reset to 0. Writing a 0 to either bit has no affect. If the state machine is not in steady state, setting DPC_STOP = 1 forces it into steady state. Note that the loop no longer updates BIASREG[9:0] and MODREG[8:0] since DPC_STOP is high.

Power-On Reset (POR)

A power-on-reset circuit provides proper startup sequencing and ensures that the laser is off while the supply voltage is ramping or below a specified threshold (~2.55V). The serial interface can also be used to command a manual reset at any time by setting SOFTRESET = 1, which is identical to a power-on reset. When using SOFTRESET, the MAX3710 transmitter must be disabled, either by the DISABLE pin or by setting TX_EN = 0. Either power-on or

soft reset requires approximately 50µs to complete. The recommended POR procedure is as follows:

- POR sets all registers to their defaults.
- Controller initiates 3-wire communication after POR with MAX3710 by repeatedly reading out the LVFLAG (V_{CCTO} flag) bit until the 1-to-0 transition occurs (V_{CCTO} is needed for the Tx output and DPC only).
- Controller writes/initializes all registers (see the DPC startup procedure).

BMON Functions

The BMON pin can be selected to either provide a monitor of the laser bias current or the MDIN pin current. It sources 1/72 of the laser bias current when the MON_SEL bit is 0 (default). A resistor to ground sets the full-scale voltage range and can be monitored by an external ADC. When BMON is set to replicate the MDIN current (MON_SEL = 1 and MDMON_EN = 1), the pin sources a KIMD[1:0]-scaled MD current.

Eye Safety Circuitry

The eye safety circuitry consists of fault detection, warning flags, faults, and fault masking. Certain pins of the device are monitored for conditions that indicate non-standard operation (Figure 5).

Less critical conditions are flagged by a warning flag. These conditions trigger a bit to go high and remain high until the condition is removed **and** the bit is read. These do not cause the device to disable itself. The Tx warning flags are located in the TXSTAT1[7:0] register and are LPDFLAG and BENLOS.

Critical conditions create a fault. A fault disables the transmitter's bias and modulation current DACs and the Tx circuitry remains in a fault state until cleared by toggling DISABLE, cycling power, or writing 68h to MODECTRL[7:0]. Faults are maskable, meaning that by setting the mask bits high, specific faults do not cause the device to become disabled. Faults are indicated by the TXINLOS, FMD, FIOUT, LVFLAG, and FTOUT bits. Note that a fault at MDIN (indicated by FMD) can be masked, but still causes the DPC to stop operation, regardless of the mask. In this condition, the DPC must be started to resume operation (set DPC_RUN = 1 or RESTART = 1).

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control




Figure 5. Eye Safety Circuitry

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Table 1. Circuit Response to Single-Point Faults

PIN	NAME	SHORT TO V _{CC}	SHORT TO GND	OPEN	
1	FAULT	No effect, but open-drain nMOS output life can be stressed (Note 1)	No effect (Note 1)	No effect (Note 1)	
2	DISABLE	Tx output is off if DIS_POL = 1 (default) No effect if DIS_POL = 0	No effect if DIS_POL = 1 (default) Tx output is off if DIS_POL = 0 (Note 1)	Tx output is off if DIS_POL = 1 (default) No effect if DIS_POL = 0	
3	CSEL	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)	
4	ROUT+	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)	
5	ROUT-	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)	
6	SCL	No effect (Note 1)	No effect (Note 1)	No effect (Note 1)	
7	V _{CCD}	No effect	POR on	POR on	
8	SDA	No effect, but open-drain nMOS output life can be stressed (Note 1)	No effect (Note 1)	No effect (Note 1)	
9	BEN+	No effect	No effect	No effect	
10	BEN-	No effect	No effect	No effect	
11	TIN+	TXINLOS flag asserted	TXINLOS flag is asserted	No effect depending on TIN- amplitude	
12	TIN-	TXINLOS flag asserted	TXINLOS flag is asserted	No effect depending on TIN+ amplitude	
13	LPD	No effect, but output device life can be stressed	No effect, but output device life can be stressed	No effect (Note 1)	
14	TOUT	Laser diode is off	FAULT asserted, laser power exceeds programmed value	FAULT asserted	
15	IOUT	No effect	FAULT asserted	FAULT asserted	
16	V _{CCTO}	No effect	LVFLAG flag asserted, laser diode is off	LVFLAG asserted, laser diode is off	
17	MDREF	No effect	No effect	No effect	
18	MDIN	Output current limited by IBIASMAX[7:0] and IMODMAX[7:0]	FMD flag asserted	Output current limited by IBIASMAX[7:0] and IMODMAX[7:0]	
19	BMON	No effect	No effect (Note 1)	No effect	
20	V _{CCX}	No effect	Board supply collapsed, POR on (Note 2)	No effect (Note 3)—Redundant path	
21	RIN-	No effect	No effect	No effect	
22	RIN+	No effect	No effect	No effect	
23	V _{CCX}	No effect	Board supply collapsed, POR on (Note 2)	No effect (Note 3)—Redundant path	
24	LOS	No effect, but open-drain nMOS output life can be stressed	No effect	No effect	
_	EP	POR on, I/O device life can be stressed (Note 2)	No effect	POR on	

Note 1: Normal—Does not affect laser power.

Note 2: Supply-shorted current is assumed to be primarily on the circuit board (outside this device) and the main supply is collapsed by the short.

Note 3: Normal in functionality, but performance could be affected.

Warning: Shorted to V_{CC} or shorted to ground on some pins can violate the Absolute Maximum Ratings.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

3-Wire Interface

The MAX3710 implements a proprietary 3-wire digital interface, and an external controller generates the clock. The 3-wire interface consists of an SDA bidirectional data line, an SCL clock signal input, and a CSEL chip-select input (active high). The external master initiates a data transfer by asserting the CSEL pin. Then it generates a clock signal after the CSEL pin has been set to a logichigh. All data transfers are most significant bit (MSB) first.

Protocol

Each nonblock operation consists of 16-bit transfers (15-bit address/data, 1-bit RWN). The bus master generates 16 clock cycles to SCL. All operations transfer 8 bits to the MAX3710; the RWN bit determines if the cycle is read or write. See Table 2.

Write Mode (RWN = 0)

The master generates 16 clock cycles at SCL in total. It outputs a total of 16 bits (MSB first) to the SDA line at the falling edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 6 shows the 3-wire interface timing.

Read Mode (RWN = 1)

The master generates 16 clock cycles at SCL in total. The master outputs a total of 8 bits (MSB first) to the SDA line at the falling edge of the clock. The SDA line is released after the RWN bit has been transmitted. The slave outputs 8 bits of data (MSB first) at the rising edge of the clock. The master closes the transmission by setting CSEL to 0. Figure 6 shows the 3-wire interface timing.

Table 2. Digital Communication Word Structure

BIT	NAME	DESCRIPTION
15:9	Address	7-Bit Internal Register Address
8	RWN	0: Write; 1: Read
7:0	Data	8-Bit Read or Write Data

Block Write Mode (RWN = 0)

The master initiates the block write mode by writing H0x12 into the MODECTRL[7:0] register. The block write mode starts by stretching the CSEL interval beyond the 16 clock cycles, and it is exited automatically when the master has written into any register other than MODECTRL[7:0] and CSEL has been set to 0. The two different modes of operation are described below:

BLOCK WRITE MODE 1 (ST	ARTS AT ADDRESS H0x01)
Master sets CSEL to 1	
ADDR H0x00 + RWN = 0	Data H0x12
Data 1 (ADDR H0x01)	Data 2 (ADDR H0x02)
Data 3 (ADDR H0x03)	Data 4 (ADDR H0x04)
Data 19 (ADDR H0x13)	Master sets CSEL to 0
BLOCK WRITE MODE 2 (S	TARTS AT ANY ADDRESS)
Master sets CSEL to 1	
ADDR H0x00 + RWN = 0	Data H0x12
Master sets CSEL to 0	Master sets CSEL to 1
ADDR $H0xN + RWN = 0$	Data 1 (ADDR H0xN)
Data i (ADDR H0xN + i - 1)	Master sets CSEL to 0

Block Read Mode (RWN = 1)

The master initiates the block read mode by accessing any register address and setting the RWN bit to 1. The block read mode starts by stretching the CSEL interval beyond the 16 clock cycles, and it is exited automatically when the master has set CSEL to 0.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control




Figure 6. 3-Wire Digital Interface Timing Diagram




Figure 7. 3-Wire Implementation Recommendation Using a Generic Microcontroller

Mode Control

To speed up the laser control by a factor of two, the <u>MODINC</u>, <u>BIASINC</u>, and <u>APCINC</u> registers can be updated in normal mode. All other registers are read-only in normal mode, which is the default mode.

Setup mode allows the master to write unrestricted data into any register except the status (TXSTAT1, TXSTAT2, DPCSTAT, and RXSTAT) and read-only (BIASREG, MODREG, MD1REGH, MD1REGL, MD0REGH, MD0REGL) registers. To enter the setup mode, H0x12 is written to the MODECTRL register. After the MODECTRL register has been set to H0x12, the next operation is unrestricted. The setup mode is automatically exited after the next operation is finished. This sequence must be repeated if further unrestricted settings are necessary.

Fault-clear mode allows the clearing of all faults, and restarts operation of the device. It is activated by writing 68h to the MODECTRL register.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Register Descriptions

Mode Control Register (MODECTRL), Address: H0x00

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	MODECTRL							
Dit Name	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	W	W	W	W	W	W	W	W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MODECTRL register sets the device's operational mode.

BIT	NAME	DESCRIPTION
D[7:0]	MODECTRL[7:0]	There are three operational modes for the device: 00h = normal mode (default) 12h = setup mode 68h = fault clear mode

Receiver Control Register 1 (RXCTRL1), Address: H0x01

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Χ	Χ	Χ	Χ	X	Χ	LOS_LOWBW	RO_EN
Read/Write	Х	Χ	Х	Χ	X	Х	R/W	R/W
POR State	Χ	Χ	Х	Х	X	Х	0	1
Reset Upon Read	Х	Х	Х	Х	Х	Х	No	No

The RXCTRL1 register sets the operation of the Rx circuitry.

BIT	NAME	DESCRIPTION
D1	LOS_LOWBW	Sets the bandwidth of the Rx LOS circuitry. 0 = 2.5Gbps (default) 1 = 1.25Gbps
D0	RO_EN	Enables the Rx output stage. 0 = disabled 1 = enabled (default)

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Receiver Control Register 2 (RXCTRL2), Address: H0x02

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	LOS_RANGE	LOS_EN	LOS_POL	RX_POL	SQ_EN	RX_EN	SLEW_RATE	AZ_EN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	1	1	1	0	1	1	1
Reset Upon Read	No	No	No	No	No	No	No	No

The RXCTRL2 register sets the operation of the Rx circuitry.

BIT	NAME	DESCRIPTION
D7	LOS_RANGE	Sets the amplitude range of the Rx LOS circuitry. $0 = 5$ to 36mV_{P-P} assert threshold (default) $1 = 14$ to 115mV_{P-P}
D6	LOS_EN	Enables the LOS circuitry. 0 = disabled 1 = enabled (default)
D5	LOS_POL	Sets the output polarity of the LOS output. 0 = inverse 1 = normal (default)
D4	RX_POL	Sets the output polarity of ROUT. 0 = inverse 1 = normal (default)
D3	SQ_EN	Enables squelch of the output due to input signal below LOS threshold. 0 = disabled (default) 1 = enabled
D2	RX_EN	Enables the entire Rx block circuitry. 0 = disabled 1 = enabled (default)
D1	SLEW_RATE	Sets the slew rate of the Rx output drivers. 0 = slow 1 = normal (default)
D0	AZ_EN	Auto-zero enable. This enables the Rx input offset cancellation loop. 0 = disabled 1 = enabled (default)

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

CML Output Amplitude Register (SET_CML), Address: H0x03

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Х	Х	X	X	SET_CML[3]	SET_CML[2]	SET_CML[1]	SET_CML[0]
Read/Write	Х	X	X	X	R/W	R/W	R/W	R/W
POR State	Χ	Х	Χ	Х	1	0	1	0
Reset Upon Read	Х	Х	Χ	Х	No	No	No	No

The SET_CML register sets the amplitude of ROUT.

BIT	NAME	DESCRIPTION
D[3:0]	SET_CML[3:0]	Sets the amplitude of the Rx output driver. Typical values for amplitude: 0000 = 410mV _{P-P} differential output amplitude 1010 = 800mV _{P-P} differential output amplitude (default) 1111 = 1000mV _{P-P} differential output amplitude

LOS Threshold Register (SET_LOS), Address: H0x04

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	X	X	SET_LOS[5]	SET_LOS[4]	SET_LOS[3]	SET_LOS[2]	SET_LOS[1]	SET_LOS[0]
Read/Write	X	X	R/W	R/W	R/W	R/W	R/W	R/W
POR State	Х	X	0	0	1	1	0	0
Reset Upon Read	Х	Х	No	No	No	No	No	No

The SET_LOS register adjusts the threshold of the LOS circuitry.

BIT	NAME	DESCRIPTION
D[5:0]	SET_LOS[5:0]	Sets the threshold of the LOS circuitry.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Configuration Register (TXCFG), Address: H0x05

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	TRF[1]	TRF[0]	MDOFF_DLY	LPD_TH[2]	LPD_TH[1]	LPD_TH[0]	LPD_POL	LPD_MODE
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	1	1	0
Reset Upon Read	No	No	No	No	No	No	No	No

The TXCFG register configures the Tx circuitry.

BIT	NAME	DESCRIPTION
D[7:6]	TRF[1:0]	Adjusts the output rise/fall time of the laser transmitter. 00 = slow (default) 11 = fast
D5	MDOFF_DLY	Adjusts the delay of LPD sampling after the falling edge of burst enable. 0 = 50ns (default) 1 = 150ns
D[4:2]	LPD_TH[2:0]	Programs the LPD threshold in 12.5μA steps. 000 = 12.5μA/KIMD (default) 111 = 100μA/KIMD
D1	LPD_POL	Sets the output polarity of LPD 0 = inverse 1 = normal (default)
D0	LPD_MODE	Sets the LPD operational mode 0 = LPD flags when MDIN current exceeds LPD_TH[2:0] when burst off (default) 1 = LPD flags when BEN high or MDIN current exceeds LPD_TH[2:0] when burst off

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Control Register 1 (TXCTRL1), Address: H0x06

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	DPC_STOP	MDON_ DLY[1]	MDON_ DLY[0]	MDRNG	TXSTATMSK [2]	TXSTATMSK [1]	TXSTATMSK [0]	SOFTRES
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	1	1	1	0
Reset Upon Read	No	No	No	No	No	No	No	Yes

The TXCTRL1 register configures the Tx circuitry.

BIT	NAME	DESCRIPTION
D7	DPC_STOP	Halts the APC and DPC loops. The DPC_RUN bit is reset. 0 = no action (default) 1 = halts loops and resets DPC_RUN bit
D[6:5]	MDON_DLY[1:0]	Sets the delay of the DPC sampling after the burst-enable rising edge. 00 = 0ns (default) 01 = 100ns 10 = 200ns 11 = 300ns
D4	MDRNG	MD range bit. 0 = fast TOSA MD response (default) 1 = slow TOSA MD response
D3	TXSTATMSK[2]	Sets mask for LVFLAG, FTOUT, and FIOUT. 0 = flags do cause fault condition 1 = flags do not cause fault condition (default)
D2	TXSTATMSK[1]	Sets mask for TXINLOS. 0 = flag do cause fault condition 1 = flag do not cause fault condition (default)
D1	TXSTATMSK[0]	Sets mask for FMD. 0 = flag do cause fault condition 1 = flag do not cause fault condition (default)
D0	SOFTRES	Resets the contents of the registers to their default values. The device must be disabled (DISABLE pin or TX_EN) to perform a soft reset. 0 = normal (default) 1 = reset

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Control Register 2 (TXCTRL2), Address: H0x07

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	FAULT_POL	MON_SEL	MDMON_EN	AUX_RSTR	DIS_MODE	DIS_POL	BEN_POL	TX_POL
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	1	0	0	0	0	1	1	1
Reset Upon Read	No	No	No	No	No	No	No	No

The TXCTRL2 register configures the Tx circuitry.

BIT	NAME	DESCRIPTION
D7	FAULT_POL	Sets the polarity of the FAULT pin. 0 = inverted 1 = normal (default)
D6	MON_SEL	Sets the BMON pin to output a mirror of BIAS current or MDIN current. 0 = laser bias current mirrored at 1/72 ratio (default) 1 = MDIN current mirrored at BMON
D5	MDMON_EN	Enables BMON output. 0 = laser bias current mirrored (overrides MON_SEL) (default) 1 = MDIN current mirrored at BMON at a ratio of the current gain setting at KIMD
D4	AUX_RSTR	Enables restarting of APC and ERC loops by means of DISABLE pin. 0 = disabled (default) 1 = enabled
D3	DIS_MODE	Sets mode of operation for DISABLE pin. 0 = DISABLE pin powers down Tx output 1 = DISABLE pin acts as BEN (assuming BEN = 1)
D2	DIS_POL	Sets polarity for DISABLE pin. 0 = inverted 1 = normal (default)
D1	BEN_POL	Sets the polarity for the BEN input. 0 = inverted 1 = normal (default)
D0	TX_POL	Sets Tx data path polarity. 0 = inverted 1 = normal (default)

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Control Register 3 (TXCTRL3), Address: H0x08

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	EOB_EN	DPC_EN	APC_EN	KIMD[1]	KIMD[0]	KRMD[2]	KRMD[1]	KRMD[0]
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No	No	No	No	No	No	No	No

The TXCTRL3 register configures the Tx circuitry.

BIT	NAME	DESCRIPTION
D7	EOB_EN	End of burst update enable. Ignored during DPC acquisition. 0 = BIAS and MOD DACs updated continuously (default) 1 = BIAS and MOD DACs updated immediately following the BEN falling edge
D6	DPC_EN	Enables dual power control of the laser (closed-loop control of bias and modulation current). 0 = ERC loop disabled (freeze), APC loop mode depends on APC_EN bit (default) 1 = ERC and APC loops enabled
D5	APC_EN	Enables APC loop (closed-loop control of bias current). 0 = disabled (default) 1 = enabled
D[4:3]	KIMD[1:0]	Sets the current gain of the MD input in 3dB steps. 00 = x1 (default) 01 = x0.5 1x = x0.25
D[2:0]	KRMD[2:0]	Sets the transimpedance gain of the MD input in 1.5dB steps. Total MD input stage gain is equal to KIMD gain multiplied by the KRMD gain. $000 = 2800\Omega \text{ (default)} \\ 001 = 1980\Omega \\ 010 = 1400\Omega \\ 011 = 990\Omega \\ 1xx = 700\Omega$

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Control Register 4 (TXCTRL4), Address: H0x09

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	DINT_EN	ARX_EN	MDAVG_CNT	IBUPDT_EN	IMUPDT_EN	MDLBW[1]	MDLBW[0]	ERSET[3]
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	1	1	0	0	0	0	1
Reset Upon Read	No	No	No	No	No	No	No	No

The TXCTRL4 register configures the Tx circuitry.

BIT	NAME	DESCRIPTION
D7	DINT_EN	Routes internal clock signal to the Tx signal path (used in calibration). 0 = normal (default) 1 = routes internal data to the Tx signal path. Note that the data must be running at TIN or the DPC loop freezes.
D6	ARX_EN	Enables auto-ranging for the APC loop. 0 = auto-ranging disabled 1 = auto-ranging enabled; see the <u>Tracking Error Compensation</u> section
D5	MDAVG_CNT	Sets the number of MD averages. 0 = DPC updates based on 32 averages in steady state 1 = DPC updates based on 256 averages in steady state (default)
D4	IBUPDT_EN	Sets the way BIASREG[9:0] is written to: APC on: 0 = maintains last value of BIASREG[9:0] in initialization (default) 1 = FAULT/POR/RESTART initializes BIASREG[9:2] with SET_IBIAS[7:0] APC off: 0 = BIASREG can only be changed by writing to BIASINC[4:0] (default) 1 = if IBUPDT_EN is already set to 1 a write to SET_IBIAS[7:0] is passed to BIASREG[9:2] (subject to EOB_EN)
D3	IMUPDT_EN	Sets the way MODREG[8:0] is written to: ERC on: 0 = maintains last value of MODREG[8:0] in initialization (default) 1 = FAULT/POR/RESTART initializes MODREG[8:1] with SET_IMOD[7:0] ERC off: 0 = MODREG[8:0] can only be changed by writing to MODINC[4:0] (default) 1 = if IMUPDT_EN is already set to 1 a write to SET_IMOD[7:0] is passed to MODREG[8:1] (subject to EOB_EN)
D[2:1]	MDLBW[1:0]	Controls the bandwidth of the MD input stage. 00 = normal mode (high-frequency signal feedthrough from TOSA is small) (default) 01 = less bandwidth 10 = even less bandwidth 11 = lowest bandwidth (external filter capacitor required on MD input to reduce excessive high-frequency signal feedthrough)
D0	ERSET[3]	Sets range of extinction ratio. 0 = reduced e _R setting (5 to 12) 1 = normal e _R setting (10 to 24) (default)

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Control Register 5 (TXCTRL5), Address: H0x0A

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	ERSET[2]	ERSET[1]	ERSET[0]	CPRG[4]	CPRG[3]	CPRG[2]	CPRG[1]	CPRG[0]
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No	No	No	No	No	No	No	No

The TXCTRL5 register configures the Tx circuitry.

BIT	NAME	DESCR	RIPTION			
		Sets extinction ratio for closed-loop operation.				
		If ERSET[3] = 1:	If ERSET[3] = 0:			
		000 = 10 (default)	000 = 5			
		001 = 12	001 = 6			
D[7:5]	ERSET[2:0]	010 = 14	010 = 7			
D[1.5]		011 = 16	011 = 8			
		100 = 18	100 = 9			
		101 = 20	101 = 10			
		110 = 22	110 = 11			
		111 = 24	111 = 12			
D[4:0]	CPRG[4:0]	Programs the internal MD current reference filter. Used during calibration to match extinction ratios of the external PRBS data and the slower internal pattern enabled by DINT_EN.				

Maximum Bias Current Register (IBIASMAX), Address: H0x0B

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	IBIASMAX							
Dit Name	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	R/W							
POR State	0	0	0	1	0	0	1	0
Reset Upon Read	No							

The IBIASMAX register sets maximum bias current limit.

BIT	NAME	DESCRIPTION
D[7:0]	IBIASMAX[7:0]	Programs the maximum settable bias current (limits the maximum value that can be written to the BIASREG[9:2] register). Note that it only relates to the eight most significant bits of the BIASREG register. 18d = 6.3mA bias current limit (default)

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Maximum Modulation Current Register (IMODMAX), Address: H0x0C

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Dit Name	IMODMAX							
Bit Name	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	R/W							
POR State	0	0	1	1	0	0	0	0
Reset Upon Read	No							

The IMODMAX register sets maximum modulation current limit.

BIT	NAME	DESCRIPTION
D[7:0]	IMODMAX[7:0]	Programs the maximum settable modulation current (limits the maximum value that can be written to the MODREG[8:1] register). Note that it only relates to the eight most significant bits of the MODREG register. 48d = 19.5mA modulation current limit (default)

Initial or Open-Loop Bias Value Register (SET_IBIAS), Address: H0x0D

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	SET_ IBIAS[7]	SET_ IBIAS[6]	SET_ IBIAS[5]	SET_ IBIAS[4]	SET_ IBIAS[3]	SET_ IBIAS[2]	SET_ IBIAS[1]	SET_ IBIAS[0]
Read/Write	R/W							
POR State	0	0	0	0	0	1	0	0
Reset Upon Read	No							

The SET_IBIAS register sets the initial or open-loop bias current.

BIT	NAME	DESCRIPTION
D[7:0]	SET_IBIAS[7:0]	Programs the initial or open-loop bias current. The value in this register is sent to the BIASREG [9:0] register's eight most significant bits. 4d = 2.1mA bias current (default)

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Initial or Open-Loop Modulation Value Register (SET_IMOD), Address: H0x0E

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	SET_ IMOD[7]	SET_ IMOD[6]	SET_ IMOD[5]	SET_ IMOD[4]	SET_ IMOD[3]	SET_ IMOD[2]	SET_ IMOD[1]	SET_ IMOD[0]
Read/Write	R/W							
POR State	0	0	0	1	0	1	0	0
Reset Upon Read	No							

The SET_IMOD register sets the initial or open-loop modulation current.

BIT	NAME	DESCRIPTION
D[7:0]	SET_IMOD[7:0]	Programs the initial or open-loop bias current. The value in this register is sent to the MODREG[8:0] register's eight most significant bits. 20d = 10mA modulation current (default)

Bias Increment Register (BIASINC), Address: H0x0F

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Χ	Χ	Χ	BIASINC[4]	BIASINC[3]	BIASINC[2]	BIASINC[1]	BIASINC[0]
Read/Write	Χ	Χ	Χ	R/W	R/W	R/W	R/W	R/W
POR State	Χ	Χ	Χ	0	0	0	0	0
Reset Upon Read	Χ	X	Χ	No	No	No	No	No

The BIASINC register increments/decrements bias current as described below

BIT	NAME	DESCRIPTION
D[4:0]	BIASINC[4:0]	APC enabled: BIASINC[3:0] controls the BIAS step (coarse acquisition max step = 2 x BIASINC[3:0]). APC disabled: Laser BIAS current increment/decrement applied to BIASREG[9:0] upon write (two's complement number, the range is +15/-16).

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Modulation Increment Register (MODINC), Address: H0x10

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Χ	Χ	Χ	MODINC[4]	MODINC[3]	MODINC[2]	MODINC[1]	MODINC[0]
Read/Write	Χ	Χ	Χ	R/W	R/W	R/W	R/W	R/W
POR State	Χ	Х	Χ	0	0	0	0	0
Reset Upon Read	Χ	Х	Χ	No	No	No	No	No

The MODINC[4:0] register increments/decrements modulation current as described below.

BIT	NAME	DESCRIPTION
D[4:0]	MODINC[4:0]	ERC enabled: MODINC[3:0] controls the MOD step (coarse acquisition max step = 2 x MODINC[3:0]). ERC disabled: Laser modulation current increment/decrement applied to MODREG[8:0] upon write (two's complement number, the range is +15/-16).

Average Laser Power-Setting Register (SET_2XAPC), Address: H0x11

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	SET_ 2XAPC[7]	SET_ 2XAPC[6]	SET_ 2XAPC[5]	SET_ 2XAPC[4]	SET_ 2XAPC[3]	SET_ 2XAPC[2]	SET_ 2XAPC[1]	SET_ 2XAPC[0]
Read/Write	R/W							
POR State	0	0	1	0	0	0	0	0
Reset Upon Read	No							

The SET_2XAPC register sets the average laser power for the APC loop (see the Design Procedure section for more information).

BIT	NAME	DESCRIPTION
D[7:0]	SET_2XAPC[7:0]	Average laser power setting x 2. This register must be maintained within the 64 to 255 range for proper operation.

APC Increment Register (APCINC), Address: H0x12

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Χ	Х	Х	X	APCINC[3]	APCINC[2]	APCINC[1]	APCINC[0]
Read/Write	Х	Х	Х	Х	R/W	R/W	R/W	R/W
POR State	Χ	Χ	Х	Χ	0	0	0	0
Reset Upon Read	Х	Х	Х	Х	No	No	No	No

The APCINC register increments/decrements the SET_2XAPC register.

BIT	NAME	DESCRIPTION
D[3:0]	APCINC[3:0]	Increments or decrements the <u>SET_2XAPC</u> [7:0] value with the two's complement value from APCINC[3:0] (the range is +7/-8).

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Control Register 6 (TXCTRL6), Address: H0x13

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	THRSHLD	DPC_RUN	RESTART	SOFT_RSTR [1]	SOFT_RSTR [0]	BIAS_EN	MOD_EN	TX_EN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	1	0	0	0	1	1	0
Reset Upon Read	No	No	Yes	No	No	No	No	No

The TXCTRL6 register configures the Tx circuitry.

BIT	NAME	DESCRIPTION
D7	THRSHLD	Sets threshold for updating BIASREG[9:0] in APC mode and BIASREG[9:0] and MODREG[8:0] in DPC mode. 0 = 0.125LSB (default) 1 = 0.75LSB
D6	DPC_RUN	Controls the APC and ERC loops. 0 = no action 1 = APC and ERC loops start from prefreeze conditions (subject to IBUPDT_EN and IMUPDT_EN if starting from reset state); resets DPC_STOP bit (default)
D5	RESTART	Forces APC and ERC loops into acquisition mode from reset state. Once the loop is in steady state, the restart bit is reset. 0 = disabled (default) 1 = enabled
D[4:3]	SOFT_RSTR[1:0]	Soft restart for the DPC 00 = fastest acquisition (default) 11 = slowest (least disruptive) acquisition
D2	BIAS_EN	Enables the bias DAC. 0 = bias DAC disabled 1 = bias DAC enabled (default)
D1	MOD_EN	Enables the modulation DAC. 0 = mod DAC disabled 1 = mod DAC enabled (default)
D0	TX_EN	Enables the Tx data path, control loops, and the bias and modulation DACs. 0 = Tx disabled (default) 1 = Tx enabled

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Bias DAC Readback Register (BIASREG), Address: H0x16

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	BIASREG							
DIL Name	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The BIASREG register is a read-only register for the Tx bias DAC.

BIT	NAME	DESCRIPTION
D[7:0]	BIASREG[9:2]	Bias current DAC readback. The two LSBs for this register are located at address H0x1F.

Modulation DAC Readback Register (MODREG), Address: H0x17

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	MODREG							
DIL INAME	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MODREG register is a read-only register for the Tx modulation DAC.

BIT	NAME	DESCRIPTION
D[7:0]	MODREG[8:1]	Modulation current DAC readback. The LSB for this register is located at address H0x1F.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Monitor Diode Top Peak (Averaged) Register (MD1REGH), Address: H0x18

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	MD1REGH							
DIL INAME	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MD1REGH register is a read-only register for MD top peak current.

BIT	NAME DESCRIPTION				
D[7:0]	MD1REGH[7:0]	Stored (averaged) value for monitor-diode current peak corresponding to optical P1. MD1REGH[7:0] is the upper 8 bits of the 16-bit value MD1[15:0].			

Monitor Diode Top Peak (Averaged) Register (MD1REGL), Address: H0x19

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	MD1REGL							
DIL INAME	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MD1REGL register is a read-only register for MD top peak current.

BIT	NAME	DESCRIPTION
D[7:0]	MD1REGL	Stored (averaged) value for monitor-diode current peak corresponding to optical P1. MD1REGL[7:0] is the lower 8 bits of the 16-bit value MD1[15:0].

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Monitor Diode Bottom Peak (Averaged) Register (MD0REGH), Address: H0x1A

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Dit Name	MD0REGH							
Bit Name	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MD0REGH register is a read-only register for MD current.

BIT	NAME	DESCRIPTION
D[7:0]	MD0REGH	Stored (averaged) value for monitor-diode current peak corresponding to optical P0. MD0REGH[7:0] is the upper 8 bits of the 16-bit value MD0[15:0].

Monitor Diode Bottom Peak (Averaged) Register (MD0REGL), Address: H0x1B

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	MD0REGL							
DIL Name	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	No							

The MD0REGL register is a read-only register for MD current.

BIT	NAME	DESCRIPTION
D[7:0]	MDOREGL	Stored (averaged) value for monitor-diode current peak corresponding to optical P0. MD0REGL[7:0] is the lower 8 bits of the 16-bit value MD0[15:0].

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

LOS Status Register (RXSTAT), Address: H0x1C

Bit	D7	D6	D5	D4	D3	D2	D1	D0 (STICKY)
Bit Name	X	X	X	X	X	X	X	LOS_STAT
Read/Write	X	X	X	X	X	X	X	R
POR State	X	X	X	X	X	X	X	0
Reset Upon Read	X	X	X	X	X	X	X	Yes*

^{*}Once flagged, these sticky registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.

The RXSTAT register is a status register for the Rx circuitry.

BIT	NAME	DESCRIPTION
D0	LOS_STAT	Copy of the LOS status.

Dual Power Control Status Register (DPCSTAT), Address: H0x1D

Bit	D7	D6	D5 (STICKY)	D4 (STICKY)	D3 (STICKY)	D2 (STICKY)	D1 (STICKY)	D0 (STICKY)
Bit Name	X	SSMODE	IBIASOVFL	IBIASUDFL	IMODOVFL	IMODUDFL	2XAPC_OVF	2XAPC_UDF
Read/Write	X	R	R	R	R	R	R	R
POR State	X	0	0	0	0	0	0	0
Reset Upon Read	Х	No	Yes*	Yes*	Yes*	Yes*	Yes*	Yes*

^{*}Once flagged these sticky registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.

The DPCSTAT register is a status register for the DPC circuitry.

BIT	NAME	DESCRIPTION
D6	SSMODE	DPC in steady state.
D5	IBIASOVFL	APC/DPC attempting to increase BIASREG[9:2] over IBIASMAX[7:0].
D4	IBIASUDFL	APC/DPC attempting to underflow BIASREG[9:0] register.
D3	IMODOVFL	DPC attempting to increase MODREG[8:1] over IMODMAX[7:0].
D2	IMODUDFL	DPC attempting to underflow MODREG[8:0] register.
D1	2XAPC_OVF	APCINC[3:0] setting attempting to overflow SET_2XAPC[7:0] register.
D0	2XAPC_UDF	APCINC[3:0] or SET_2XAPC[7:0] setting attempting to decrease SET_2XAPC[7:0] below minimum value. If ARX_EN = 0 or {KIMD[1:0], KRMD[2:0]} = $\{00, 000\}$, minimum value is 32. If ARX_EN = 1 and {KIMD[1:0], KRMD[2:0]} $\neq \{00, 000\}$, minimum value is 180.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Transmitter Status Register (TXSTAT1), Address: H0x1E

Bit	D7 (STICKY)	D6 (STICKY)	D5 (STICKY)	D4 (STICKY)	D3 (STICKY)	D2 (STICKY)	D1 (STICKY)	D0 (STICKY)
Bit Name	LVFLAG	LPDFLAG	BENLOS	TXINLOS	FMD	FIOUT	FTOUT	TX_FAULT
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	Yes*							

^{*}Once flagged, these sticky registers remain flagged (logic 1) until they are read. Once read, they are reset to 0 if the source of the flag has been removed.

The TXSTAT1 register is a status register for the Tx circuitry.

BIT	NAME	DESCRIPTION
D7	LVFLAG	V _{CCTO} undervoltage detection (fault, maskable).
D6	LPDFLAG	IMD exceeds threshold during burst off (warning).
D5	BENLOS	BEN amplitude or common-mode too low (warning).
D4	TXINLOS	Indicates TIN AC signal too low during burst on (fault, maskable). When the MAX3710 senses a loss of signal at TIN, the DPC loop freezes. It resumes once a signal is detected again at TIN.
D3	FMD	MDIN shorted to GND. Fault is reported, DPC is stopped, and FAULT output is set high (fault, maskable).
D2	FIOUT	IOUT open or shorted to GND. Fault is reported and FAULT output is set high (fault, maskable).
D1	FTOUT	TOUT open or shorted to GND. Fault is reported and FAULT output is set high (fault, maskable).
D0	TX_FAULT	A copy of FAULT.

Transmitter Status Register (TXSTAT2), Address: H0x1F

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	Χ	Χ	Χ	Χ	Χ	BIASREG[1]	BIASREG[0]	MODREG[0]
Read/Write	Χ	Χ	Χ	Х	Χ	R	R	R
POR State	Х	Х	Х	Χ	Χ	0	0	0
Reset Upon Read	Χ	X	Χ	Х	Χ	No	No	No

The TXSTAT2 register is a status register for the Tx circuitry.

BIT	NAME	DESCRIPTION
D[2:1]	BIASREG[1:0]	LSBs of the BIASREG register.
D0	MODREG[0]	LSB of the MODREG register.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Design Procedure

Global Recommendation

It is recommended to write to the MAX3710 either through use of the block write mode or by writing to registers in sequential order to ensure the proper register updating.

Open-Loop Control of Transmitter Average Power and Modulation Amplitude

In this mode, the laser bias and modulation currents are set by means of an external controller. The APC loop can be closed externally by using the <u>BIASINC</u> register to update the bias current DAC value. The laser modulation current can be controlled by means of a lookup table (LUT). If MD0[15:0] and MD1[15:0] are to be used by the controller for Tx power monitoring, or to implement a power-control loop, the MDIN gains—KIMD[1:0] and KRMD[2:0] bits—must be set appropriately so that the values in the <u>MD0REGH[7:0]</u> and <u>MD1REGH[7:0]</u> registers do not hit the minimum and maximum limits of 16 and 256.

To operate with open-loop control of modulation and bias current, the registers need to be set as shown in Table 3.

Table 3. Open-Loop Setup Bits

ADDRESS	BIT(S)	NAME	DESCRIPTION	VALUE
H0x08 TXCTRL3	6	DPC_EN	Dual power control enable	0
	5	APC_EN	Automatic power control enable	0
H0x09	4	IBUPDT_EN	Bias current update	1
TXCTRL4	3	IMUPDT_EN	Modulation current update	1
Hx013 TXCTRL6	0	TX_EN	Transmitter enable	1

Once the laser is attached and the device is powered up, the IBIASMAX[7:0] and IMODMAX[7:0] registers should be set to limits that prevent damage to the laser. Then the transmitter is enabled by setting TX_EN = 1. The default modulation and bias current is low, and it is likely that no optical power will be detected until these currents are increased.

The bias and modulation current can be adjusted by either writing to the <u>SET_IBIAS</u>[7:0] and <u>SET_IMOD</u>[7:0] registers directly or by writing to the <u>BIASINC</u>[4:0] and <u>MODINC</u>[4:0] registers.

Closed-Loop Control of Transmitter Average Power, Open-Loop Control of Modulation Amplitude

To operate in APC mode, the registers need to be set as shown in <u>Table 4</u>. For APC-only calibration, see Stage 1 of the <u>Closed-Loop Control of Transmitter Average Power and Extinction Ratio</u> section.

Table 4. APC Setup Bits

ADDRESS	BIT(S)	NAME	DESCRIPTION	VALUE
H0x08	6	DPC_EN	Dual power control enable	0
TXCTRL3	5	APC_EN	Average power control enable	1
H0x09	4	IBUPDT_EN	Bias current update	1
TXCTRL4	3	IMUPDT_EN	Modulation current update	1
H0x13 TXCTRL6	0	TX_EN	Transmitter enable	1

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Closed-Loop Control of Transmitter Average Power and Extinction Ratio

To operate in DPC mode, the registers need to be set as shown in Table 5.

Table 5. DPC Setup Bits

ADDRESS	BIT(S)	NAME	DESCRIPTION	VALUE
H0x08 TXCTRL3	6	DPC_EN	Dual power control enable	1
	5	APC_EN	Average power control enable	1
H0x09	4	IBUPDT_EN	Bias current update	1
TXCTRL4	3	IMUPDT_EN	Modulation current update	1
H0x13 TXCTRL6	0	TX_EN	Transmitter enable	1

Laser Calibration Procedure

This novel feature enables the customer to speed up the calibration process and reduce the requirement on test equipment. The customer needs to provide the following:

- a) Extinction ratio and optical average power targets
- b) Optical average power measurement fed back to the testing algorithm
- c) 2¹⁵ 1 to 2³¹ 1 PRBS data pattern at data rate of interest
- d) Testing algorithm based on SPI read/write

The device automatically sets the laser bias and modulation current to satisfy the e_R and P_{AVG} targets. If transmitter operation at multiple power levels is required, calibration at each power level is recommended to guarantee DPC loop performance.

Calibration Scheme:

Stage 1: Average laser power calibration

- 1) Set bits as shown in <u>Table 4</u> for APC operation, or as shown in <u>Table 5</u> for <u>DPC</u> operation.
- 2) Provide 2¹⁵ 1 to 2³¹ 1 PRBS data at TIN.
- 3) Set TXCTRL4 DINT_EN = 1 and TX_POL = 1.

- 4) If DPC operation, set ERSET[3:0] to target and set CPRG[4:0] to 15.
- 5) Set <u>IBIASMAX</u>[7:0] and <u>IMODMAX</u>[7:0] to appropriate values according to laser's capability.
- 6) Set SET_IBIAS[7:0] and SET_IMOD[7:0] to 0.
- 7) Set MODINC[3:0] and BIASINC[3:0] to nonzero values.
- 8) Set <u>SET_2XAPC</u>[7:0] to B4h (this allows for ±1.5dB tracking error compensation range using APCINC).
- 9) Set TXCTRL6[7:0] to 67h.
- 10) Set BEN to a logic-high.
- 11) MDIN gain adjustment (repeat loop until average power is equal to or above the PAVG target).
 - a) Stop the loop by setting TXCTRL1[7] to 1.
 - b) Decrease MDIN stage gain (KIMD x KRMD) 1.5dB by increasing KRMD[2:0] one value, or by decreasing KRMD[2:0] one value and increasing KIMD[1:0] one value.
 - c) Restart the loop by setting TXCTRL6[5] to 1.
- 12) Reduce <u>SET_2XAPC</u>[7:0] until average power measurement reaches the target.
- 13) For DPC operation, continue to Stage 2.

Stage 2: Extinction ratio calibration

- 1) Set DPC STOP to 1.
- To verify P_{AVG} and e_R, read MDOREGH[7:0] and MD1REGH[7:0] and use the equations below to calculate the apparent P_{AVG} and e_R at MDIN. Averaging is recommended for improved accuracy.

$$2XAPC = P_{AVG_APPARENT} = \frac{MDOREGH[7:0]}{8} + MD1REGH[7:0]$$

$$IR = \frac{I_{MD1}}{I_{MD0}} = \frac{8 \times MD1REGH[7:0]}{MD0REGH[7:0]}$$

- 3) If 2XAPC and IR are not sufficiently close to the SET_2XAPC[7:0] and ERSET values, set DPC_RUN = 1 and go to step 2. Otherwise, continue to step 4.
- 4) Set DINT_EN = 0.
- 5) Read MD0REGH[7:0] and MD1REGH[7:0].
- 6) Adjust CPRG[4:0] until MD0REGH[7:0] and MD1REGH[7:0] satisfy the IR equation from step 2.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

If a higher IR is desired, increase CPRG[4:0]; likewise, if a lower IR is desired, decrease CPRG[4:0].

7) Set <u>TXCTRL6[7:0]</u> to 67h to restart the loop and observe that <u>MD0REGH[7:0]</u> and <u>MD1REGH[7:0]</u> are at the desired values.

Power Leveling

It is recommended to use KIMD and KRMD to obtain different power level settings. Calibrate the DPC loop at each power level. When switching between power levels this procedure should be followed.

- a) Stop loop by setting DPC_STOP = 1.
- b) Change gain using KIMD or KRMD.
- c) Run DPC by setting DPC_RUN = 1.

Tracking Error Compensation

It is recommended to use the <u>APCINC</u> register in autoranging mode for tracking error compensation. When ARX_EN is set to 1, the <u>SET_2XAPC</u> register value is automatically maintained within 180 to 255 by adjusting the KRMD and KIMD registers accordingly. If {KIMD, KRMD} = {00, 000}, the minimum <u>SET_2XAPC</u> value is reduced from 180 to 32.

Applications Information

Laser Safety and IEC 825

Using the device's laser driver alone does not ensure that a transmitter design is compliant with IEC 825. The entire transmitter circuit and component selections must be considered. Each user must determine the level of fault tolerance required by the application, recognizing that Maxim products are neither designed nor authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application in which the failure of a Maxim product could create a situation where personal injury or death could occur.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Register Summary

ADDR	R/W	REGISTER NAME	BIT	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES					
H0x00	W	MODECTRL	7:0	MODECTRL [7:0]	0h: normal mode 12h: setup mode 68h: fault clear mode	0						
H0x01		RXCTRL1	1	LOS_LOWBW	Set bandwidth of the LOS circuitry 0 = for 2.5Gbps 1 = for 1.25Gbps to 125Mbps	0						
HUXUT	RW	NACINLI	0	RO_EN	Enables Rx output stage 0 = disable 1 = enable	1						
			7	LOS_RANGE	$0 = 5 \text{ to } 36\text{mV}_{P-P}$ $1 = 14 \text{ to } 115\text{mV}_{P-P}$	0						
			6	LOS_EN	0 = disable 1 = enable	1						
								5	LOS_POL	0 = inverse 1 = normal	1	
			4	RX_POL	0 = inverse 1 = normal	1						
H0x02	RW	RW RXCTRL2	3	SQ_EN	0 = disable 1 = enable	0						
			2	RX_EN	0 = disable complete Rx block, including LOS 1 = enable	1						
									1	SLEW_RATE	0 = slow 1 = nominal	1
			0	AZ_EN	0 = disable 1 = enable	1						
H0x03	RW	SET_CML	3:0	SET_CML [3:0]	Sets CML output amplitude $0d = 410mV_{P-P}$ $10d = 800mV_{P-P}$ $15d = 1000mV_{P-P}$	1010	10d					
H0x04	RW	SET_LOS	5:0	SET_LOS [5:0]	Programs the LOS threshold	00 1100	12d					

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ADDR	R/W	REGISTER NAME	BIT	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES
			7:6	TRF[1:0]	Output tuning 00 = slow output edge speed 11 = fast output edge speed	00	
H0x05			5	MDOFF_DLY	Controls delay of MD falling edge before LPD sampling: 0 = 50ns 1 = 150ns	0	
	4:2 LPD_TH[2:0] steps: 000 = 12.5μA/KIMD 111 = 100μA/KIMD 1 LPD_POL 0 = inverted 1 = normal	000 = 12.5μA/KIMD 	001				
			1	LPD_POL		1	
			0	LPD_MODE	0 = active on when burst off 1 = always active	0	
H0x06	RW	TXCTRL1	7	DPC_STOP	0 = no action 1 = APC and ERC loops freeze and DPC_RUN bit is reset	0	
			6:5	MDON_DLY [1:0]	Controls the delay of MD rising edge before DPC sampling in 100ns steps 00 = 0ns delay 11 = 300ns delay	00	
			4	MDRNG	MD range bit 0 = fast TOSA 1 = slow TOSA	0	
			3:1	TXSTATMSK [2:0]	[2] = LVFLAG, FTOUT, FIOUT mask [1] = TXINLOS mask [0] = FMD mask	1 1 1	
			0	SOFTRES	Soft reset	0	

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ADDR	R/W	REGISTER NAME	BIT	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES		
			7	FAULT_POL	Controls FAULT pin polarity 0 = inverted 1 = normal	1			
			6	MON_SEL	0 = Bias current monitor output 1 = MD current monitor output	0			
		W TXCTRL2			5	MDMON_EN	1 = enables MDMON output	0	When low, bias current monitor is automati- cally selected (overrides MON_SEL)
H0x07	RW		4	AUX_RSTR	Enables restarting of APC and ERC loops by means of the DISABLE input 0 = disabled 1 = enabled	0			
				3	DIS_MODE	0 = DISABLE pin powers down Tx output 1 = DISABLE pin acts as BEN (assuming BEN = 1)	0		
			2	DIS_POL	0 = inverted 1 = normal	1			
			1	BEN_POL	0 = inverted 1 = normal	1			
			0	TX_POL	0 = inverted 1 = normal	1			
			7	EOB_EN	End-of-burst update enable 0 = BIAS and MOD DACs updated continuously 1 = BIAS and MOD DACs updated only at the end of burst	0			
		TXCTRL3	6	DPC_EN	0 = disabled 1 = enabled	0			
			5	APC_EN	0 = APC loop disabled (freeze) 1 = APC loop enabled	0			
H0x08	RW		4:3	KIMD[1:0]	Current gain of MD input stage 00 = x1 01 = x0.5 1X = x0.25	00			
			2:0	KRMD[2:0]	Voltage gain of the MD input stage $000 = 2800\Omega$ $001 = 1980\Omega$ $010 = 1400\Omega$ $011 = 990\Omega$ $1XX = 700\Omega$	000			

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ADDR	R/W	REGISTER NAME	ВІТ	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES
			7	DINT_EN	0 = normal TIN routing 1 = routes internal data to Tx signal path	0	Used in cali- bration
			6	ARX_EN	0 = auto-ranging disabled 1 = auto-ranging enabled	1	
			5	MDAVG_CNT	0 = 32 averages in steady state 1 = 256 averages in steady state	1	
			4	4	IBUPDT_EN	APC on: 0 = maintains last value of BIASREG[9:0] in initialization (default) 1 = FAULT/POR/RESTART initializes BIASREG[9:2] with SET_IBIAS[7:0] APC off: 0 = BIASREG can only be changed by writing to BIASINC[4:0] (default) 1 = if IBUPDT_EN is already set to 1 a write to SET_IBIAS[7:0] is passed to BIASREG[9:2] (subject to EOB_EN)	0
H0x09	in initialization (default) 1 = FAULT/POR/RESTAF MODREG[8:1] with SET_ ERC off: 0 = MODREG[8:0] can o by writing to MODINC[4: 1 = if IMUPDT_EN is alre a write to SET_IMOD[7:0]	0 = maintains last value of MODREG[8:0] in initialization (default) 1 = FAULT/POR/RESTART initializes MODREG[8:1] with SET_IMOD[7:0]	0				
			2:1	MDLBW[1:0]	Controls the bandwidth of the MD input stage 00 = normal mode (HF signal feedthrough from the TOSA is small) 11 = lowest bandwidth (external filter capacitor required on MD input to reduce excessive HF signal feedthrough)	00	
			0	ERSET[3]	0 = reduced e _R setting (5 to 12) 1 = normal e _R setting (10 to 24)	1	

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ADDR	R/W	REGISTER NAME	віт	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES
НОхОА	RW	TXCTRL5	7:5	ERSET[2:0]	Sets extinction ratio. If ERSET[3] = 1 (normal): 000 = 10	000	
			4:0	CPRG[4:0]	Programs the internal MD current reference filter	00000	
H0x0B	RW	IBIASMAX	7:0	IBIASMAX [7:0]	Max BIAS DAC setting allowed		18d
H0x0C	RW	IMODMAX	7:0	IMODMAX [7:0]	I Max MOD DAC Setting allowed		48d
H0x0D	RW	SET_IBIAS	7:0	SET_IBIAS [7:0]	Open-loop or initial value setting	0000 0100	4d
H0x0E	RW	SET_IMOD	7:0	SET_IMOD [7:0]	Open-loop or initial value setting	0001 0100	20d
HOXOF	RW	BIASINC	4:0	BIASINC [4:0]	APC enabled: Max BIAS step (coarse acquisition max step = 2 x BIASINC[3:0]) APC disabled: laser BIAS current set- point inc/dec step size upon write	00000	
H0x10	RW	MODINC	4:0	MODINC [4:0]	ERC enabled: Max MOD step		
H0x11	RW	SET_2XAPC	7:0	SET_2XAPC [7:0]	Average laser power setting x 2	0010 0000	32d
H0x12	RW	APCINC	3:0	APCINC [3:0]	Updates SET_2XAPC[7:0] with two's complement APCINC[3:0]	0000	

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

ADDR	R/W	REGISTER NAME	BIT	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES						
						7	THRSHLD	Sets threshold for updating BIASREG[9:0] in APC mode and BIASREG[9:0] and MODREG[8:0] in DPC mode 0 = 0.125 LSB 1 = 0.75 LSB	0				
			6	DPC_RUN	Controls the APC and ERC loops 0 = no action 1 = APC and ERC loops restart from last saved prefreeze conditions (subject to IBUPT_EN and IMUPDT_EN) and DPC_STOP bit is reset	1							
H0x13	RW TXCTRL6 5 RESTART and 0 = 0 1 = 0	Forces loop out of steady-state mode and enables the startup state machine 0 = disabled 1 = enabled	0										
			4:3		00 = fastest DPC acquisition 11 = slowest (least disruptive) DPC acquisition	00							
			2	BIAS_EN	0 = bias DAC disabled 1 = bias DAC enabled	1							
			1	MOD_EN	0 = mod DAC disabled 1 = mod DAC enabled	1							
				0	C						0	TX_EN	0 = TX path and laser control loops disabled 1 = TX path and laser control loops enabled
H0x16	R	BIASREG	7:0	BIASREG [9:2]	BIAS current DAC input readback								
H0x17	R	MODREG	7:0	MODREG [8:1]	MOD current DAC input readback								
H0x18	R	MD1REGH	7:0	MD1REGH [7:0]	(Averaged) MD current top peak digitized data								
H0x19	R	MD1REGL	7:0	MD1REGL [7:0]	(Averaged) MD current top peak digitized data								
H0x1A	R	MD0REGH	7:0	MD0REGH [7:0]	(Averaged) MD current bottom peak digitized data								
H0x1B	R	MD0REGL	7:0	MD0REGL [7:0]	(Averaged) MD current bottom peak digitized data								
H0x1C	R	RXSTAT	0	LOS_STAT	Copy of the LOS status		sticky						

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Register Summary (continued)

ADDR	R/W	REGISTER NAME	BIT	NAME	FUNCTION/DESCRIPTION	DEFAULT STATE	NOTES	
			6	SSMODE	DPC in steady state		not sticky	
			5	IBIASOVFL	BIASREG[9:2] input over max warning		sticky	
			4	IBIASUDFL	BIASREG[9:0] input underflow		sticky	
H0x1D	R	DPCSTAT	3	IMODOVFL	MODREG[8:1] input over max warning		sticky	
			2	IMODUDFL	MODREG[8:0] input underflow		sticky	
			1	2XAPC_OVF	SET_2XAPC[7:0] wraparound high		sticky	
			0	2XAPC_UDF	SET_2XAPC[7:0] wraparound low		sticky	
		R TXSTAT1	7	LVFLAG	V _{CCTO} undervoltage detection		fault, sticky, maskable	
	H0x1E R]			6	LPDFLAG	IMD exceeds threshold during burst off		warning, sticky
			5	BENLOS	BEN amplitude or common mode too low		warning, sticky	
				4	TXINLOS	Indicates TXIN ac-signal too low during burst on		fault, sticky, maskable
H0x1E			3	FMD	MDIN shorted to GND. Fault is reported and FAULT output is set high.		fault, sticky, maskable; stops DPC regardless of mask	
				2	FIOUT	IOUT open or shorted to GND. Fault is reported and FAULT output is set high.		fault, sticky, maskable
			1	FTOUT	TOUT open or shorted to GND. Fault is reported and FAULT output is set high.		fault, sticky, maskable	
			0	TX_FAULT	A copy of FAULT		fault, sticky	
H0x1F	R	TVCTATO	2:1	BIASREG[1:0]	LSBs of BIASREG[9:0]			
ITUXIF		TXSTAT2	0	MODREG[0]	LSB of MODREG[8:0]			

Note: Sticky bits remain flagged even if the cause of the flag is removed. Reading the bit resets it if the source of the flag has been removed.

125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Layout Considerations

The high-speed data inputs and outputs are the most critical paths for the device, and great care should be taken to minimize discontinuities on these transmission lines between the connector and the IC. The following are some suggestions for maximizing the device's performance:

- The data inputs should be wired directly between the connector and IC without stubs.
- The data transmission lines to the laser should be kept as short as possible, and the impedance of the transmission lines must be considered part of the laser matching network.
- Minimize capacitance on the MDIN connection.
- An uninterrupted ground plane should be positioned beneath the high-speed I/Os.
- Ground path vias should be placed close to the IC and the input/output interfaces to allow a return current path to the IC and the laser.
- Maintain 100Ω differential transmission line impedance for the RIN, ROUT, TIN, and BEN I/Os.
- Use good high-frequency layout techniques and multilayer boards with an uninterrupted ground plane to minimize EMI and crosstalk.

Refer to the schematic and board layers of the MAX3710 Evaluation Kit data sheet for more information.

Exposed-Pad Package and Thermal Considerations

The exposed pad on the MAX3710 is the only electrical connection to ground and provides a very low-thermal resistance path for heat removal from the IC. The pad is also electrical ground on the device and must be soldered to the circuit board ground for proper thermal and electrical performance. Refer to Application Note 862: HFAN-08.1: Thermal Considerations for QFN and Other Exposed-Paddle Packages for additional information.

Chip Information

PROCESS: SiGe BiPOLAR

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3710ETG+	-40°C to +85°C	24 TQFN-EP*

Note: Parts are guaranteed by design and characterization to operate over the -40°C to +95°C ambient temperature range (T_{Δ}) and are tested up to +85°C.

+Denotes a lead(Pb)-free/RoHS-compliant package.

Package Information


For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
24 TQFN-EP	T2444+3	<u>21-0139</u>	

^{*}Exposed pad.


125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Typical Application Circuit—GPON Triplexer Module



125Mbps to 2.5Gbps, Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Typical Application Circuit—EPON Triplexer Module



125Mbps to 2.5Gbps Integrated Limiting Amplifier/ Burst Mode Laser Driver with Dual-Loop Power Control

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/11	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.