## FEATURES:

- $5 \Omega$ A/B bi-directional bus switch
- Isolation under power-off conditions
- Over-voltage tolerant
- Latch-up performance exceeds 100 mA
- Vcc = 2.3V-3.6V, Normal Range
- ESD > 2000V per MIL-STD-883, Method 3015; $>200 \mathrm{~V}$ using machine model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Available in SSOP, QSOP and TSSOP packages


## APPLICATIONS:

- 3.3V High Speed Bus Switching and Bus Isolation


## DESCRIPTION:

The CBTLV3384 is a ten bit high-speed bus switch with low on-state resistance of the switch allowing connections to be made with minimal propagation delay.
The device is organized as dual 5 -bit bus switches with separate outputenable ( $\overline{\mathrm{OE}})$ inputs, to allow use as two 5 -bit bus switches or one 10-bit bus switch. When $\overline{\mathrm{OE}}$ is low, the associated 5 -bit bus switch is on and A port is connected to B port. When $\overline{\mathrm{OE}}$ is high, the switch is open, and a highimpedance state exists between the two ports.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


## PIN CONFIGURATION



SSOPI QSOPI TSSOP
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VCc | SupplyVoltage Range | -0.5 to +4.6 | V |
| VI | Input Voltage Range | -0.5 to +4.6 | V |
|  | Continuous Channel Current | 128 | mA |
| IIK | Input Clamp Current, VIIO $<0$ | -50 | mA |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONTABLE ${ }^{(1)}$

| Input |  | Inputs/Outputs |  |
| :---: | :---: | :---: | :---: |
| $\overline{10 E}$ | $\overline{20 E}$ | 1B1-1B5 | 2B1-2B5 |
| L | L | 1A1-1A5 | 2A1-2A5 |
| L | H | 1A1-1A5 | Z |
| H | L | Z | 2A1-2A5 |
| H | H | Z | Z |

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level
Z = High Impedance

OPERATING CHARACTERISTICS, TA $=25^{\circ} \mathrm{C}(1)$

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage |  | 2.3 | 3.6 | V |
| VIH | High-Level Control Input Voltage | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V | 1.7 | - | V |
|  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V | 2 | - |  |
| VIL | Low-Level Control InputVoltage | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7 V | - | 0.7 | V |
|  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V | - | 0.8 |  |
| TA | Operating Free-Air Temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK | Control Inputs, Data I/O | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{II}=-18 \mathrm{~mA}$ |  | - | - | -1.2 | V |
| 11 | Control Inputs, Data I/O | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VI}=\mathrm{Vcc}$ or GND |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| loz | Data I/O | $\mathrm{Vcc}=3.6 \mathrm{~V}$, Vo $=0$ or 3.6 V , switch disabled |  | - | - | 5 | $\mu \mathrm{A}$ |
| IofF |  | $\mathrm{Vcc}=0, \mathrm{~V}$ or $\mathrm{Vo}=0$ to 3.6 V |  | - | - | 50 | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{lo}=0, \mathrm{VI}=\mathrm{Vcc}$ or GND |  | - | - | 10 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}{ }^{(1)}$ | Control Inputs | $\mathrm{Vcc}=3.6 \mathrm{~V}$, one input at 3V, other inputs at Vcc or GND |  | - | - | 300 | $\mu \mathrm{A}$ |
| Cl | Control Inputs | V I $=3 \mathrm{~V}$ or 0 |  | - | 4 | - | pF |
| CIO(OFF) |  | $\mathrm{Vo}=3 \mathrm{~V}$ or $0, \overline{\mathrm{OE}}=\mathrm{Vcc}$ |  | - | 7 | - | pF |
| Ron ${ }^{(2)}$ | $\begin{aligned} & \text { Max. at } \mathrm{Vcc}=2.3 \mathrm{~V} \\ & \text { Typ. at } \mathrm{Vcc}=2.5 \mathrm{~V} \end{aligned}$ | V I $=0$ | $1 \mathrm{O}=64 \mathrm{~mA}$ | - | 5 | 8 | $\Omega$ |
|  |  |  | $10=24 \mathrm{~mA}$ | - | 5 | 8 |  |
|  |  | V I $=1.7 \mathrm{~V}$ | $\mathrm{Io}=15 \mathrm{~mA}$ | - | 27 | 40 |  |
|  | $\mathrm{Vcc}=3 \mathrm{~V}$ | V I $=0$ | $1 \mathrm{o}=64 \mathrm{~mA}$ | - | 5 | 7 |  |
|  |  |  | $1 \mathrm{o}=24 \mathrm{~mA}$ | - | 5 | 7 |  |
|  |  | V I $=2.4 \mathrm{~V}$ | $\mathrm{lo}=15 \mathrm{~mA}$ | - | 10 | 15 |  |

## NOTES:

1. The increase in supply current is attributable to each current that is at the specified voltage level rather than Vcc or GND.
2. This is measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two ( $A$ or $B$ ) terminals.

SWITCHING CHARACTERISTICS

| Symbol | Parameter | $\mathrm{Vcc}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  | $\mathrm{Vcc}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tpD ${ }^{(1)}$ | PropagationDelay A to B or B to A | - | 0.15 | - | 0.25 | ns |
| ten | OutputEnable Time $\overline{\mathrm{OE}}$ to A or B | 1 | 5 | 1 | 4.3 | ns |
| tols | OutputDisable Time $\overline{\mathrm{OE}}$ to A or B | 1 | 5.5 | 1 | 5.5 | ns |

## NOTE:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance).

TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

| Symbol | $\mathrm{Vcc}{ }^{(1)}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $\mathrm{Vcc}^{(2)}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | Unit |
| :---: | :---: | :---: | :---: |
| VLOAD | 6 | $2 \times \mathrm{Vcc}$ | V |
| VIH | 3 | Vcc | V |
| VT | 1.5 | Vcc/ 2 | V |
| VLz | 300 | 150 | mV |
| VHz | 300 | 150 | mV |
| CL | 50 | 30 | pF |



## Test Circuits for All Outputs

## DEFINITIONS:

$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10 \mathrm{MHz}$; $\mathrm{t}=2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10 \mathrm{MHz}$; $\mathrm{tF} \leq 2 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| tPLZIPzL | VLOAD |
| tPHZItPzH | GND |
| tPD | Open |



## Propagation Delay



ORDERINGINFORMATION

for Tech Support:

