74LVC1G79

Single D-type flip-flop; positive-edge trigger Rev. 8 — 30 September 2010

Product data sheet

1. **General description**

The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the Q-output on the LOW-to-HIGH transition of the clock pulse. The D-input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Features and benefits 2.

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- \pm 24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.



Single D-type flip-flop; positive-edge trigger

3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74LVC1G79GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1				
74LVC1G79GV	−40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753				
74LVC1G79GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886				
74LVC1G79GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891				
74LVC1G79GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 \times 1.0 \times 0.35 mm	SOT1115				
74LVC1G79GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 \times 1.0 \times 0.35 mm	SOT1202				


4. Marking

Table 2. Marking codes


Type number	Marking[1]
74LVC1G79GW	VP
74LVC1G79GV	V79
74LVC1G79GM	VP
74LVC1G79GF	VP
74LVC1G79GN	VP
74LVC1G79GS	VP

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram




Single D-type flip-flop; positive-edge trigger



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description	
	SOT353-1, SOT753	SOT886, SOT891, SOT1115 and SOT1202		
D	1	1	data input	
CP	2	2	data pulse input	
GND	3	3	ground (0 V)	
Q	4	4	data output	
n.c.	-	5	not connected	
V _{CC}	5	6	supply voltage	

Single D-type flip-flop; positive-edge trigger

7. Functional description

Table 4. Function table[1]

Input		Output
СР	D	Q
\uparrow	L	L
\uparrow	Н	Н
L	X	q

^[1] H = HIGH voltage level;

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

		9 , , ,	•	10	,
Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
Vo	output voltage	Active mode	[<u>1][2]</u> –0.5	$V_{CC} + 0.5$	V
		Power-down mode	[<u>1][2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[3]</u> _	250	mW
T _{stg}	storage temperature		-65	+150	°C

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

^{↑ =} LOW-to-HIGH CP transition;

X = don't care;

q = lower case letter indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH CP transition.

^[2] When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 5.5 V in normal operation.

^[3] For TSSOP5 and SC-74A packages: above 87.5 $^{\circ}$ C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 118 $^{\circ}$ C the value of P_{tot} derates linearly with 7.8 mW/K.

Single D-type flip-flop; positive-edge trigger

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	V_{CC}	V
		V _{CC} = 0 V; Power-down mode	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	-	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	-	-	10	ns/V

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T _{amb} = -	40 °C to +85 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	V
V_{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -100 \mu A$; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	V _{CC} - 0.1	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	-	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 100 \mu A$; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	-	-	0.1	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.3	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	V
		I_{O} = 32 mA; V_{CC} = 4.5 V	-	-	0.55	V
l _l	input leakage current	$V_I = 5.5 \text{ V or GND}$; $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	±0.1	±5	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}$; $V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	±0.1	±10	μΑ

Single D-type flip-flop; positive-edge trigger

Table 7. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I _{CC}	supply current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}; I_O = 0 \text{ A}$	-	0.1	10	μΑ
Δl _{CC}	additional supply current	per pin; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V};$ $I_{O} = 0 \text{ A}$	-	5	500	μΑ
Cı	input capacitance	V_{CC} = 3.3 V; V_I = GND to V_{CC}	-	5	-	pF
T _{amb} = -	40 °C to +125 °C					
V_{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -100 \mu A$; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	V _{CC} - 0.1	-	-	V
		$I_O = -4 \text{ mA}$; $V_{CC} = 1.65 \text{ V}$	0.95	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.0	-	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.4	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = 100 μ A; V_{CC} = 1.65 V to 5.5 V	-	-	0.1	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.70	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.60	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.80	V
		$I_O = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.80	V
I _I	input leakage current	$V_I = 5.5 \text{ V or GND}$; $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	±100	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	-	±200	μΑ
I _{CC}	supply current	V _I = 5.5 V or GND; V _{CC} = 1.65 V to 5.5 V; I _O = 0 A	-	-	200	μΑ
Δl _{CC}	additional supply current	per pin; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V};$ $V_1 = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}$	-	-	5000	μΑ

^[1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

Single D-type flip-flop; positive-edge trigger

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

Symbol	Parameter	Conditions	-40	-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	CP to Q; see Figure 7			1	'	1	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.0	3.6	9.9	1.0	12.5	ns
		V_{CC} = 2.3 V to 2.7 V	0.5	2.3	7.0	0.5	9.0	ns
		$V_{CC} = 2.7 \text{ V}$	0.5	2.6	6.0	0.5	8.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0.5	2.2	5.0	0.5	6.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.5	1.7	3.8	0.5	5.0	ns
t _{su}	set-up time	D to CP; see Figure 8						
		V_{CC} = 1.65 V to 1.95 V	2.5	1.4	-	2.5	-	ns
		V_{CC} = 2.3 V to 2.7 V	1.7	0.9	-	1.7	-	ns
		$V_{CC} = 2.7 \text{ V}$	1.7	0.9	-	1.7	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	0.6	-	1.2	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.2	0.6	-	1.2	-	ns
t _h	hold time	D to CP; see Figure 8						
		V_{CC} = 1.65 V to 1.95 V	0	-0.7	-	0	-	ns
		V_{CC} = 2.3 V to 2.7 V	0	-0.4	-	0	-	ns
		$V_{CC} = 2.7 \text{ V}$	+0.5	-0.3	-	0.5	-	ns
		V_{CC} = 3.0 V to 3.6 V	+0.5	-0.3	-	0.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	+0.5	-0.2	-	0.5	-	ns
t_{W}	pulse width	CP HIGH or LOW; see <u>Figure 8</u>						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	3.0	1.1	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.5	0.7	-	2.5	-	ns
		$V_{CC} = 2.7 \text{ V}$	2.5	0.6	-	2.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.5	0.6	-	2.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	0.5	-	2.0	-	ns
f _{max}	maximum	CP; see Figure 8						
	frequency	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	160	250	-	160	-	MHz
		V_{CC} = 2.3 V to 2.7 V	160	300	-	160	-	MHz
		$V_{CC} = 2.7 \text{ V}$	160	350	-	160	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	160	450	-	160	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	200	500	-	200	-	MHz

Single D-type flip-flop; positive-edge trigger

 Table 8.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

Symbol	Parameter	Conditions	−40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Typ[1]	Max	Min	Max	
C_{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC};$ $V_{CC} = 3.3 \text{ V}$	-	17	-	-	-	pF

- [1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms





Fig 7. Clock (CP) to output (Q) propagation delay times

Single D-type flip-flop; positive-edge trigger



Measurement points are given in Table 9.


 V_{OL} and V_{OH} are typical output voltage levels that occur with the output.

Fig 8. Clock (CP) to output (Q) propagation delay times, clock pulse width, D to set-up times, the CP to D hold times and maximum clock pulse frequency

Table 9. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	$0.5 \times V_{CC}$	0.5 × V _{CC}
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	0.5 × V _{CC}

Single D-type flip-flop; positive-edge trigger



Test data is given in Table 10.

Definitions for test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 9. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input		Load		V _{EXT}
V _{CC}	V _I	$t_r = t_f$	CL	R _L	t _{PLH} , t _{PHL}
1.65 V to 1.95 V	V_{CC}	\leq 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V_{CC}	≤ 2.5 ns	50 pF	500 Ω	open


74LVC1G79 **NXP Semiconductors**

Single D-type flip-flop; positive-edge trigger

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.1 0	1.0 0.8	0.15	0.30 0.15	0.25 0.08	2.25 1.85	1.35 1.15	0.65	1.3	2.25 2.0	0.425	0.46 0.21	0.3	0.1	0.1	0.60 0.15	7° 0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

		EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
	MO-203	SC-88A			-00-09-01 03-02-19	
_	IEC				NO COS COSCA	

Fig 10. Package outline SOT353-1 (TSSOP5)

74LVC1G79

Single D-type flip-flop; positive-edge trigger

Plastic surface-mounted package; 5 leads

SOT753




Fig 11. Package outline SOT753 (SC-74A)

74LVC1G79 All information provided in this document is subject to legal disclaimers.

Single D-type flip-flop; positive-edge trigger




Fig 12. Package outline SOT886 (XSON6)

74LVC1G79

All information provided in this document is subject to legal disclaimers.

Single D-type flip-flop; positive-edge trigger




Fig 13. Package outline SOT891 (XSON6)

74LVC1G79

Single D-type flip-flop; positive-edge trigger




Fig 14. Package outline SOT1115 (XSON6)

74LVC1G79 All information provided in this document is subject to legal disclaimers.

Single D-type flip-flop; positive-edge trigger




Fig 15. Package outline SOT1202 (XSON6)

74LVC1G79 All information provided in this document is subject to legal disclaimers.

Single D-type flip-flop; positive-edge trigger

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G79 v.8	20100930	Product data sheet	-	74LVC1G79 v.7
Modifications:	 Added type r 	number 74LVC1G79GN (SOT1	115/XSON6 packag	e).
	 Added type r 	number 74LVC1G79GS (SOT1	202/XSON6 packag	e).
74LVC1G79 v.7	20070829	Product data sheet	-	74LVC1G79 v.6
74LVC1G79 v.6	20061009	Product data sheet	-	74LVC1G79 v.5
74LVC1G79 v.5	20040910	Product specification	-	74LVC1G79 v.4
74LVC1G79 v.4	20040317	Product specification	-	74LVC1G79 v.3
74LVC1G79 v.3	20030516	Product specification	-	74LVC1G79 v.2
74LVC1G79 v.2	20030130	Product specification	-	74LVC1G79 v.1
74LVC1G79 v.1	20010404	Product specification	-	-

Single D-type flip-flop; positive-edge trigger

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC1G79

Single D-type flip-flop; positive-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors 74LVC1G79
Single D-type flip-flop; positive-edge trigger

18. Contents

1	General description
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 4
8	Limiting values 4
9	Recommended operating conditions 5
10	Static characteristics 5
11	Dynamic characteristics
12	Waveforms
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks19
17	Contact information
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.