



MX23C2410

24M-BIT MASK ROM (8/16-BIT OUTPUT)

FEATURES

- Bit organization
 - 3M x 8 (byte mode)
 - 1.5M x 16 (word mode)
- Fast access time
 - Random access: 100ns (max.)
- Current
 - Operating: 60mA
 - Standby: 100uA
- Supply voltage
 - 5V $\pm$ 10%
- Package
 - 44 pin SOP (500mil)
 - 42 pin DIP (600 mil) (word mode)


ORDER INFORMATION

Part No.	Access Time	Package
MX23C2410MC-10	100ns	44 pin SOP
MX23C2410MC-12	120ns	44 pin SOP
MX23C2410MC-15	150ns	44 pin SOP
MX23C2410PC-10	100ns	42 pin DIP
MX23C2410PC-12	120ns	42 pin DIP
MX23C2410PC-15	150ns	42 pin DIP

PIN CONFIGURATION

44 SOP

42 DIP (For Word Mode Only)




PIN DESCRIPTION

Symbol	Pin Function
A0~A20	Address Inputs
D0~D14	Data Outputs
D15/A-1	D15 (Word Mode)/ LSB Address (Byte Mode)
CE/CE	Chip Enable Input
OE/OE	Output Enable Input
Byte	Word/ Byte Mode Selection
VCC	Power Supply Pin
VSS	Ground Pin
NC	No Connection

MODE SELECTION

CE/CE	OE/OE	Byte	D15/A-1	D0~D7	D8~D15	Mode	Power
L/H	X	X	X	High Z	High Z	-	Stand-by
H/L	L/H	X	X	High Z	High Z	-	Active
H/L	H/L	H	Output	D0~D7	D8~D15	Word	Active
H/L	H/L	L	Input	D0~D7	High Z	Byte	Active

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings
Voltage on any Pin Relative to VSS	VIN	-0.5V to 7.0V
Ambient Operating Temperature	Topr	0°C to 70°C
Storage Temperature	Tstg	-65°C to 125°C

DC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 5V±10%)

Item	Symbol	MIN.	MAX.	Conditions
Output High Voltage	VOH	2.4V	-	IOH = -1.0mA
Output Low Voltage	VOL	-	0.4V	IOL = 2.1mA
Input High Voltage	VIH	2.2V	VCC+0.3V	
Input Low Voltage	VIL	-0.3V	0.8V	
Input Leakage Current	ILI	-	5uA	0V, VCC
Output Leakage Current	ILO	-	5uA	0V, VCC
Operating Current	ICC1	-	60mA	tRC = 100ns, all output open
Standby Current (TTL)	ISTB1	-	1mA	$\overline{\text{CE}}$ = VIH
Standby Current (cmos)	ISTB2	-	100uA	$\overline{\text{CE}}$ > VCC-0.2V
Input Capacitance	CIN	-	10pF	Ta = 25°C, f = 1MHZ
Output Capacitance	COUT	-	10pF	Ta = 25°C, f = 1MHZ


AC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 5V±10%)

Item	Symbol	23C2410-10		23C2410-12		23C2410-15	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
Read Cycle Time	tRC	100ns	-	120ns	-	150ns	-
Address Access Time	tAA	-	100ns	-	120ns	-	150ns
Chip Enable Access Time	tACE	-	100ns	-	120ns	-	150ns
Output Enable Time	tOE	-	50ns	-	60ns	-	70ns
Output Hold After Address	tOH	0ns	-	0ns	-	0ns	-
Output High Z Delay	tHZ	-	20ns	-	20ns	-	20ns

Note: Output high-impedance delay (tHZ) is measured from $\overline{OE}$ going high, and this parameter guaranteed by design over the full voltage and temperature operating range - not tested.

AC Test Conditions

Input Pulse Levels	0.4V~2.4V
Input Rise and Fall Times	10ns
Input Timing Level	1.5V
Output Timing Level	0.8V and 2.0V
Output Load	See Figure




Note: No output loading is present in tester load board.

Active loading is used and under software programming control.

Output loading capacitance includes load board's and all stray capacitance.

TIMING DIAGRAM

RANDOM READ




PACKAGE INFORMATION

42-PIN PLASTIC DIP (600 mil)

ITEM	MILLIMETERS	INCHES
A	52.54 max.	2.070 max.
B	0.76 [REF]	.030 [REF]
C	2.54 [TP]	.100 [TP]
D	.46 [Typ.]	.018 [Typ.]
E	50.76	2.000
F	1.27 [Typ.]	.050 [Typ.]
G	3.30 ± .25	.130 ± .010
H	.51 [REF]	.020 [REF]
I	3.94 ± .25	.155 ± .010
J	5.33 max.	.210 max.
K	15.22 ± .25	.600 ± .010
L	13.97 ± .25	.550 ± .010
M	.25 [Typ.]	.010 [Typ.]


NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.



44-PIN PLASTIC SOP

ITEM	MILLIMETERS	INCHES
A	28.70 max.	1.130 max.
B	1.10 [REF]	.043 [REF]
C	1.27 [TP]	.050 [TP]
D	.40 ± .10 [Typ.]	.016 ± .004 [Typ.]
E	.010 min.	.004 min.
F	3.00 max.	.118 max.
G	2.80 ± .13	.110 ± .005
H	16.04 ± .30	.631 ± .012
I	12.60	.496
J	1.72	.068
K	.15 ± .10 [Typ.]	.006 ± .004 [Typ.]
L	.80 ± .20	.031 ± .008

NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.





REVISION HISTORY

Revision	Description	Page	Date
1.3	AC Characteristics: tOH 10ns --> 0ns	P3	FEB/01/1999