								F	REVIS	IONS										
LTR	_	DESCRIPTION						D	ATE (YR-MO-	DA)		APP	ROVE)					
Α	Cha	ed dev nges to orial ch	o table	: III, an	d char	4. Ted ges to	chnicia reflec	l chan t MIL-	ges to H-385	1.3 ar 34 pro	nd table cessin	e I. g.	90-10-10		0 G. Lude					
В	Mad Edite	e corre	ection anges	to the throu	lead le ghout.	ngth c	n figu	re 2 fo	r case	outline	e Y.			91-1	11-25			G.	Lude	
С	dime	case o ensions rminal	s for ca	ase ou	tlines 2	(and	Y. Ma	ke tec	hnical	chang	nge es to f	igure		93-0	03-10			K. Co	ottongir	n
D	Add char	case on ges to .?	outline table	T. Ma	ake cha	anges packa	to par ge hei	agrapl	1.4. case	Make outline	X from	n .25		93-0)7-27			K. Co	ottongir	n
E	Cha	nges ir	n acco	rdance	e with I	NOR 5	962-F	1077-9	4.			1.		93-1	2-22			K. Cc	ottongir	n
F		nges ir													1-16				ottongir	
G	Cha	nges ir	n acco	rdance	with I	NOR 5	962-F	119-9	5)4-27				ottongir	
Н	Corr	ect ca	se out	line T p	oackaç	je heig	ght dim	ensior	1 from	.150 iı	nches	to		97-0)3-04				ottong	
		1	1				T	-		···										
REV SHEET																				
	Н	Н	н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	H	Н	
SHEET	H 15	H 16	H 17	H 18	H 19	H 20	H 21	H 22	H 23	H 24	H 25	H 26	H 27	H 28	H 29	H 30	H 31	H 32	H 33	
SHEET REV SHEET REV STATE	15 JS				19					<u> </u>		\vdash		<u> </u>	 	1		-		ŀ
SHEET REV SHEET	15 JS			18 REV	19		21	22	23	24	25	26	27	28	29	30	31	32	33	F 1
SHEET REV SHEET REV STATE	15 JS			18 REV SHE	19 /	20 BY	21 H	22 H	23 H	24 H	25 H 5	26 H 6	27 H 7	28 H 8	29 H 9	30 H 10 NTER	31 H 11	32 H 12 JMBU	33 H 13	
SHEET REV SHEET REV STATI OF SHEET: PMIC N/A STA	JS S NDA OCIR	RD CUI	17	18 REV SHE PREI Stev	19 V EET	20 BY ncan	21 H	22 H	23 H	24 H	25 H 5	26 H 6	27 H 7	28 H 8	29 H 9	30 H 10	31 H 11	32 H 12 JMBU	33 H 13	
SHEET REV SHEET REV STATE OF SHEET PMIC N/A STA MICRO DR THIS DRAW FOR	JS S NDA OCIR AWIN ING IS A USE BY	RD CUITIG	17 Г	18 RE\ SHE PREI Stev CHE Mic	19 V EET PAREC e L. Du	BY ncan BY Jones	21 H	22 H	23 H	24 H 4	25 H 5	26 H 6 DEFE	27 H 7 NSE S	28 H 8 SUPPL MBUS	29 H 9	30 H 10 NTER 2 432	31 H 11 COLU 16-50	32 H 12 JMBU	33 H 13	
SHEET REV SHEET REV STATE OF SHEET PMIC N/A STA MICRE DR THIS DRAW FOR	JS S NDA OCIR AWIN ING IS A USE BY ARTMEN ENCIES (RD CUITION IN ALLAIR ALL ITS OF THE	17 F BLE	18 REN SHE PREI Stev CHE Mic	19 V EET PARED e L. Du CKED chael C.	BY Jones BY Lude	21 H	22 H 2	23 H	24 H 4	25 H 5	26 H 6 DEFE	27 H 7 NSE S	28 H 8 SUPPL MBUS	29 H 9	30 H 10 NTER O 4322 IEAR,	31 H 11 COLU 16-50 MIL- INAL	32 H 12 JMBU: 00	33 H 13 S 1553,	
SHEET REV SHEET REV STATE OF SHEET PMIC N/A STA MICRE DR THIS DRAW FOR DEP, AND AGE DEPARTME	JS S NDA OCIR AWIN ING IS A USE BY ARTMEN ENCIES (RD CUITION IN ALLAIR ALL ITS OF THE	17 F BLE	18 REN SHE Stev CHE Mic	19 V EET PARED e L. Du CKED chael C.	BY ncan BY Jones BY Lude APPRO	21 H 1	22 H 2	23 H	H 4 MIC BC/	25 H 5	26 H 6 DEFE	H 7 NSE S COLUIT T, HY	28 H 8 SUPPL MBUS	29 H 9	30 H 10 NTER O 4322 IEAR,	31 H 11 COLU 16-50 MIL- INAL	32 H 12 JMBU	33 H 13 S 1553,	

DESC FORM 193


JUL 94

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E064-97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class H hybrid microcircuits to be processed in accordance with MIL-PRF-38534 and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN).
- 1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	BUS61553, BUS61563	MIL-STD-1553, BC/RTU/MT, transceiver multiplexed terminal
02	BUS61554, BUS61564	MIL-STD-1553, BC/RTU/MT, transceiver multiplexed terminal
03	BUS61555, BUS61565	MIL-STD-1553, BC/RTU/MT, transceiver multiplexed terminal
04	BUS61556	MIL-STD-1553, BC/RTU/MT, transceiverless multiplexed terminal

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Т	See figure 1	82	Flat pack
X	See figure 1	78	Dual-in-line
Υ	See figure 1	82	Flat pack
Z	See figure 1	78	Flat pack

- 1.2.3 Lead finish. The lead finish shall be as specified in MIL-PRF-38534.
- 1.3 Absolute maximum ratings. 1/

Supply voltage range: V _{CC} (device types 01 through 03) V _{EE} (device types 01 and 02) Logic input voltage range (V _{DD})	-0.5 V dc to +7.0 V dc +0.3 V dc to -18 V dc -0.5 V dc to +7.0 V dc
Power dissipation (P _D): 2/3/ Devices type 01 and 02	810 mW
Device type 03	120 mW
Device type 04	100 mW -65°C to +150°C
Storage temperature range	+300°C
Thermal resistance, junction-to-case (θ_{JC}): 3/	
Devices types 01 and 02	5.7°C/W
Device type 03	112°C/W
Device type 04	11.6°C/W

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Applies up to $T_C = +125^{\circ}C$.

3/ Hottest die.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL H	SHEET 2

1.4 Recommended operating conditions.

Supply voltage range:

 VCC (device types 01 and 02)
 +4.5 V dc to +5.5 V dc

 VCC (device type 03)
 +4.75 V dc to +5.5 V dc

 VEE (device type 01)
 -14.25 V dc to -15.75 V dc

 VEE (device type 02)
 -11.40 V dc to -12.60 V dc

 Logic input voltage range:
 VDD (device types 01, 02, and 04)
 +4.5 V dc to +5.5 V dc

 VDD (device type 03)
 +4.75 V dc to +5.5 V dc

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbook.</u> The following specification, standards, and handbook form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbook are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-88692
:	REVISION LEVEL H	SHEET 3

DESC FORM 193A JUL 94

9004708 0030295 86%

3. REQUIREMENTS

- 3.1 Item requirements. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534). Futhermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram(s). The block diagram(s) shall be as specified on figure 3.
 - 3.2.4 Timing diagram(s). The timing diagram(s) shall be as specified on figure 4.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking of Device(s). Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in QML-38534.
- 3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DSCC-VA) upon request.
- 3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.
- 3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-88692
	REVISION LEVEL H	SHEET 4

DESC FORM 193A JUL 94

9004708 0030296 7T8 **==**

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
Logic supply current, idle 2/	I _{DD}	V _{CC} = 5.5 V, V _{DD} = 5.5 V	1,2,3	01,02	5.0	170	_ mA
idle <u>2</u> /		VEE = -15 V for device type 01 and -12 V for		03	50.0	170	
	<u></u>	device type 02, loL ₁ = 3.6 mA,		04	5.0	60	
Positive supply current, idle 3/	lCC1	$ OH1 = -400 \mu\text{A},$ OL2 = 2.0 mA, OL3 = 4.0 mA,		01,02	5.0	170	mA -
		f _{IN} = 16 MHz		03	50.0	170	
Negative supply current, idle 4/	l _{EE1}			01,02	-5.0	-80	mA
Positive supply current, channel A = 25	lCC2			01,02	5.0	170	mA
percent duty cycle, channel B = idle 3/				03	50.0	170	
Positive supply current, channel B = 25	Іссз			01,02	5.0	170	mA
percent duty cycle, channel A = idle 3/		_		03	50.0	170	
Negative supply current, channel A = 25 percent duty cycle, channel B = idle 4/	I _{EE2}			01,02	-25	-130	mA
Negative supply current, channel B = 25 percent duty cycle, channel A = idle 4/	I _{EE3}			01,02	-25	-130	mA
High level output voltage <u>5</u> /	VOH	$V_{CC} = 4.5 \text{ V}, V_{DD} = 4.5 \text{ V}$ $V_{IH} = 2.7 \text{ V}, V_{IL} = 0.4 \text{ V},$ $V_{EE} = -15 \text{ V}$ for device type 01 and -12 V for device type 02, $I_{OH} = -400 \mu\text{A}$ 6/	/,	All	2		V
	STANDAR		SIZE A	10-10-		596	62-8869
DEFENSE SUF		ER COLUMBUS	7.	REVISION L	FVFI	SHEE	
COLUMB	US, OHIO	13216-5000		HEVIOIONE		0,166	์ 5

■ 9004708 0030297 634 ■

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _C ≤ +125°C		Group A subgroups	Device type	Limits		Unit
		unless otherw	ise specified	Jacgioapo	,,,po	Min	Max	
Low level output voltage 7/	V _{OL1}	V _{CC} = 4.5 V, V _{DD} = 4.5 V, V _{IH} = 2.7 V,		1,2,3	All		0.4	V
Low level output voltage 8/	V _{OL2}	VIL = 0.4 V, VEE = -15 V for device type 01 and -12 V for device type 02 6/	I _{OL2} = 2.0 m/s				0.4	V
Low level output voltage <u>9</u> /	V _{OL3}		I _{OL3} = 4.0 m/				0.4	V
High level input current <u>10</u> /	liH1	V _{CC} = 5.5 V, V V _{IN} = 2.7 V, V _I for device type	_{EE} = -15 V			-30	-220	μА
High level input current <u>11</u> /	liH2	-12 V for devi				-20	-630	μА
High level input current 12/	Інз	-				-50	-200	μА
High level input current 13/	liH4					-10	10	μА
High level input current 14/	I _{IH5}					-20	20	μА
High level input current <u>15</u> /	lіН6					-40	-220	μA
Low level input current 7/	lıL1	V _{CC} = 5.5 V, V V _{IN} = 0.4 V, V _I for device type	_{EE} = -15 V			-100	-400	μА
Low level input current 11/	l _{IL2}	-12 V for device	ce type 02			-35	-700	μА
Low level input current <u>12</u> /	IIL3					-100	-400	μА
See footnotes at end o	of table.			1	,	•		•
MICE	STANDARI ROCIRCUIT DI			SIZE A			5962	2-8869
DEFENSE S		ER COLUMBUS	•		REVISION L		SHEET	6

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
Low level input current <u>13</u> /	l _{IL4}	V _{CC} = 5.5 V, V _{DD} = 5.5 V, V _{IN} = 0.4 V V _{EE} = -15 V for device type 01 and	1,2,3	All	-10	10	μΑ
Low level input current <u>14</u> /	I _{IL5}	-12 V for device type 02			-20	20	μΑ
Receiver differential input impedance 16/17/	Z _{IN}	DC to 1.0 MHz	4,5,6	01,02,03	5.0		kΩ
Receiver input threshold voltage	V _{TH}	Transformer coupled			650	860	mV p-p
Receiver differential input voltage 16/17/	V _{IN}	DC to 1.0 MHz				40	V p-p
Receiver common mode rejection 17/ratio	CMRR	DC to 2.0 MHz			40		dB
Transmitter differential output voltage	vo	Transformer coupled, measured across the stub			18	27	V p-p
Transmitter sinusoidal output rise and fall time	t _r , t _f				100	300	ns
Output offset 17/voltage	v _{OS}				-250	250	mV
Transmitter overshoot	VOVRSHT				-900	900	mV
Functional test		V _{CC} = 4.5 V, V _{DD} = 4.5 V, V _{IH} = 2.7 V, V _{IL} = 0.4 V V _{EE} = -15 V for 01 and -12 V for device type 02, <u>6</u> /	7,8	All			pass/fail
See footnotes at end of	f table.			-	 		
MICR	STANDAR OCIRCUIT D	RAWING	SIZE A				5962-8869
DEFENSE S	JPPLY CENT IBUS, OHIO	ER COLUMBUS		REVISIO	N LEVEL H	s	HEET 7

Test	Symbol	Conditions 1/ -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit	
			j		Min	Max		
Delay timing				1	T			
READYD low delay (CPU handshake) 17/	^t d1	V _{CC} = 4.5 V, V _{DD} = 4.5 V _{IH} = 2.7 V, V _{IL} = 0.4 V, V _{FF} = -15 V for device	V, 9,10,11	All		150	ns	
IOEN high delay (CPU handshake) <u>17</u> /	t _{d2}	type 01 and -12 V for device type 02, IOH = -400 µA, IOL1 = 2.6 mA,				20	ns	
CPU MEMWR low <u>17</u> / delay	t _{d3}	IOL1 = 2.0 IIIA, IOL2 = 2.0 mA, IOL3 = 4.0 mA, see figure 4 6/18/				100	ns	
CPU MEMOE low 17/ delay	t _{d4}					100	ns	
EXTLD low delay 17/	^t d5				50		ns	
Internal register 17/ delay (read)	^t d6					60	ns	
Internal register <u>17</u> / delay (write)	^t d7					60	ns	
Register data/address 17/ setup time	t _{d8}					30	ns	
Register data/address 17/ hold time	t _{d9}					0	ns	
Other timing	1		I		1			
READYD pulse width (CPU handshake)	t _{pw1}	$V_{CC} = 4.5 \text{ V}, V_{DD} = 4.5$ $V_{IH} = 2.7 \text{ V}, V_{IL} = 0.4 \text{ V},$ $V_{FF} = -15 \text{ V}$ for device	V, 9,10,11	All	50		ns	
CPU MEMWR low pulse width	t _{pw2}	type 01 and -12 V for device type 02, IOH = -400 µA,			50		ns	
EXTLD low pulse width	t _{pw3}	$I_{OL1} = 2.6 \text{ mA},$ $I_{OL2} = 2.0 \text{ mA},$			50		ns	
READYD to STRBD release time	t _r	I _{OL3} = 4.0 mA, see figure 4 <u>6</u> / <u>18</u> /				1.37	ns	
(SELECT X STRBD) to IOEN 17/	t _Z					1.80	ns	
See footnotes at end of table	e.				.1	Lam		
Si	TANDARD		SIZE A				5962-8869	
MICROCI DEFENSE SUPPI COLUMBUS		R COLUMBUS		REVISIO	N LEVEL H	s	HEET	

■ 9004708 0030300 T59 ■

TABLE I. <u>Electrical performance characteristics</u> - Continued.

1/ All group A subgroup testing of the same temperature may be performed concurrently.

2/ Measured at the following pins:

Device types 01 through 04: Pin 14.

Case Y and T:

Device types 01 through 03: Pin 28.

Case Z:

Device types 01 through 03: Pin 27.

3/ Measured at the following pins:

Case X:

Device types 01 and 03: Pins 58 and 77.

Case Y and T:

Device types 01 through 03: Pins 37 and 46.

Case Z:

Device types 01 through 03: Pins 36 and 43.

4/ Measured at the following pins:

Case X:

Device types 01 and 02: Pins 18 and 39.

Case Y and T:

Device types 01 and 02: Pins 36 and 45.

Case Z:

Device types 01 through 03: Pins 35 and 42.

5/ Measured at the following pins:

Case X:

Device types 01 through 03: Pins 1 through 8, 13, 15 through 17, 22 through 31, 35, 37, 41 through 48,

52 through 57, 60 through 68, 70, 72, 73, 75, and 76.

Device type 04: Pins 1 through 8, 13, 15 through 19, 22 through 31, 35, 37 through 39, 41 through 48,

52 through 58, 60 through 68, 70, 72, 73, and 77.

Device types 01 through 03: Pins 2 through 17, 25 through 27, 29 through 35, 48 through 50, 53, 54, 56, 60, 61, 63 through 80.

Case 7:

Device types 01 through 03: Pins 1 through 16, 24 through 26, 28 through 34, 45 through 47, 50, 51, 53, 57, 58, 60 through 77.

 $\underline{6}$ / For device type 03, $V_{CC} = 4.75 \text{ V}$ and $V_{DD} = 4.75 \text{ V}$.

7/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 1 through 8, 22 through 29, 41 through 48, and 60 through 67.

Case Y and T:

Device types 01 through 03: Pins 2 through 17 and 65 through 80.

Device types 01 through 03: Pins 1 through 16, and 62 through 77.

STANDARD MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000**

SIZE A		5962-88692
	REVISION LEVEL H	SHEET 9

DESC FORM 193A **JUL 94**

9004708 0030301 995

TABLE I. <u>Electrical performance characteristics</u> - Continued.

8/ Measured at the following pins:

Case X:

Device types 01 through 03: Pins 13, 15 through 17, 52 through 57, and 70.

Device type 04: Pins 13, 15 through 17, 52 through 58, 70, and 77.

Case Y and T:

Device types 01 through 03: Pins 25 through 27, 29 through 35, and 60.

Case Z:

Device types 01 through 03: Pins 24 through 26, 28 through 34, and 57.

9/ Measured at the following pins:

Case X:

Device types 01 through 03: Pins 30, 31, 35, 37, 68, 72, 73, 75, and 76. Device type 04: Pins 18, 19, 30, 31, 35, 38, 39, 68, 72, 73, 75, and 76.

Case Y and T:

Device types 01 through 03: Pins 48 through 50, 53, 54, 56, 61, 63, and 64.

Case Z:

Device types 01 through 03: Pins 45 through 47, 50, 51, 53, 58, 60, and 61.

10/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 1 through 8 and 41 through 48.

Case Y and T:

Device types 01 through 03: Pins 2 through 17.

Case Z:

Device types 01 through 03: Pins 1 through 16.

11/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 33, 34, 36, 71, and 74.

Case Y and T:

Device types 01 through 03: Pins 51, 52, 55, 57, and 58.

Case Z:

Device types 01 through 03: Pins 48, 49, 52, 54, and 55.

12/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 9 through 11 and 49 through 51.

Case Y and T:

Device types 01 through 03: Pins 18 through 23.

Case Z:

Device types 01 through 03: Pins 17 through 22.

13/ Measured at the following pins:

Case X:

Device types 01 through 03: Pin 12.

Device type 04: Pins 12, 20, 40, 59, and 78.

Case Y and T:

Device types 01 through 03: Pin 24.

Case Z:

Device types 01 through 03: Pin 23.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-88692
	REVISION LEVEL H	SHEET 10

DESC FORM 193A JUL 94

■ 9004708 0030302 821 **■**

TABLE I. <u>Electrical performance characteristics</u> - Continued.

14/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 32 and 69.

Case Y and T:

Device types 01 through 03: Pins 59 and 62.

Case Z:

Device types 01 through 03: Pins 56 and 59.

15/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 22 through 29 and 60 through 67.

Case Y and T:

Device types 01 through 03: Pins 65 through 80.

Case Z:

Device types 01 through 03: Pins 62 through 77.

16/ Measured at the following pins:

Case X:

Device types 01 through 04: Pins 20, 40, 59, and 78.

Case Y and T:

Device types 01 through 03: Pins 39, 40, 43, and 44.

Case Z:

Device types 01 through 03: Pins 38 through 41.

17/ Parameter shall be tested as part of the initial characterization of this device and after design and process changes. Parameter shall be guaranteed to limits specified in table I for all lots not specifically tested.

18/ All timing parameters are measured at the 50 percent level of the waveform.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	11

DESC FORM 193A JUL 94

9004708 0030303 768

Device types 01 through 04. Case outline X. .075 TYP .25 MAX .075 φ.018 PIN 1.500 78 PLS 1.800 MAX 20 59 Inches mm .018 0.45 2.100 1.27 .050 MAX.075 1.91 2.54 1.900 .100 100 .25 6.4 TYP 1.800 1.500 38.10 1.650 41.91 1.800 45.72 1.900 48.26 2.100 53.34 . 100 PIN NUMBERS ARE BOTTOM VIEW .050 -FOR REFERENCE

NOTES:


- 1. Dimensions are in inches.
- 2. Metric equivalents are given for general information only.
- Unless otherwise specified, tolerance is ±.005 (0.13 mm) for three place decimals and ±.01 (0.3 mm) for two place decimals.

FIGURE 1. Case outline(s).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	12

DESC FORM 193A JUL 94

9004708 0030304 6T4 **=**



STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-88692
		REVISION LEVEL H	SHEET 13

3004708 0030305 530




FIGURE 1. Case outline(s) - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	14

■ 9004708 0030306 477 ■

Device types	01 throu	igh 03	Device types	01 thro	ugh 03
Case outlines	X	Y and T	Case outlines	X	Y and T
Terminal number	Terminal	symbol	Terminal number	Terminal symbol	
1	D00	No connection	22	A01	RTAD4
2	D02	D00	23	A03	RTADP
3	D04	D01	24	A05	ILLCMD
4	D06	D02	25	A07	SA/MC-2
5	D08	D03	26	A09	SA/MC-0
6	D10	D04	27	A11	SA/MC-4
7	D12	D05	28	A13	V _{DD}
8	D14	D06	29	A15	SA/MC-3
9	RTAD1	D07	30	МЕМОЕ	SA/MC-1
10	RTAD0	D08	31	MEMENA-OUT	THIS-RT
11	RTAD4	D09	32	CLOCK IN	BCSTRCV
12	ILLCMD	D10	33	MEM/REG	RTPARRER
13	SA/MC-0	D11	34	STRBD	LMC
14	V _{DD}	D12	35	EXTEN	T/R
15	SA/MC-1	D13	36	RD/WR	V _{EE} (CH B) (SEE NOTE)
16	BCSTRCV	D14	37	EXTLD	V _{CC} (CH B)
17	LMC	D15	38	GNDA	GNDB
18	V _{EE} (CH B) (SEE NOTE)	RTAD1	39	V _{EE} (CH A) (SEE NOTE)	TX/RX-В
19	GNDB	RTAD3	40	TX/RX-A	TX/RX-B
20	TX/RX-B	RTAD0	41	D01	No connection
21	LOGIC GND	RTAD2	42	D03	No connection

NOTE: For device type 03, no connection.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-88692
		REVISION LEVEL H	SHEET 15

DESC FORM 193A JUL 94

9004708 0030307 303 **3**

Device types			Device types	01 throu	ugh 03
Case outlines	×	Y and T	Case outlines	x	Y and T
Terminal number	Termir	nal symbol	Terminal number	Terminal symbol	
43	DO5	TX/RX-A	63	A06	MEMOE
44	DO7	TX/RX-A	64	A08	MEMWR
45	DO9	V _{EE} (CH A)	65	A10	A15
46	D11	(SEE NOTE) V _{CC} (CH A)	66	A12	A14
47	D13	GNDA	67	A14	A13
48	D15	TAGEN	68	MEMWR	A12
49	RTAD3	EXTLD	69	MEMENA-IN	A11
50	RTAD2	READYD	70	INCMD	A10
51	RTADP	RD/WR	71	MSTRCLR	A09
52	SA/MC-2	SELECT	72	INT	A08
53	SA/MC-4	EXTEN	73	IOEN	A07
54	SA/MC-3	IOEN	74	SELECT	A06
55	THIS-RT	STRBD	75	READYD	A05
56	RTPARERR	INT	76	TAGEN	A04
57	T/R	MEM/REG	77	V _{CC} (CH A)	A03
58	V _{CC} (CH B)	MSTRCLR	78	TX/RX-A	A02
59	TX/RX-B	CLOCK IN	79		A01
60	AO0	INCMD	80		A00
61	AO2	MEMENA-OUT	81		LOGIC GND
62	AO4	MEMENA-IN	82		No connection

NOTE: For ddevice type 03, no connection.

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	16

DESC FORM 193A JUL 94

■ 7004708 0030308 24T **■**

Device type			04		
Case outline Terminal number	Termibal symbol	Terminal number	X	1	1
		reminal number	Terminal symbol	Terminal number	Terminal symbol
1	D00	27	A11	53	SA/MC-4
2	D02	28	A13	54	SA/MC-3
3	D04	29	A15	55	THIS-RT
4	D06	30	мемое	56	RTPARERR
5	D08	31	MEMENA-OUT	57	T/R
6	D10	32	CLOCK IN	58	TXINH-B
7	D12	33	MEM/REG	59	RX-B
8	D14	34	STRBD	60	A00
9	RTAD1	35	EXTEN	61	A02
10	RTAD0	36	RD/WR	62	A04
11	RTAD4	37	EXTLD	63	A06
12	ILLCMD	38	TX-A	64	A08
13	SA/MC-0	39	TX-A	65	A10
14	V _{DD}	40	RX-A	66	A12
15	SA/MC-1	41	D01	67	A14
16	BSCTRCV	42	D03	68	MEMWR
17	LMC	43	D05	69	MEMENA-IN
18	ТХ-В	44	D07	70	INCMD
19	TX-B	45	D09	71	MSTRCLR
20	RX-B	46	D11	72	INT
21	LOGIC GND	47	D13	73	IOEN
22	A01	48	D15	74	SELECT
23	A03	49	RTAD3	75	READYD
24	A05	50	RTAD2	76	TAGEN
25	A07	51	RTADP	77	TXINH-A
26	A09	52	SA/MC-2	78	RX-A


FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	17


Device type		01, 02, 3			
Case outline Terminal number	Terminal symbol	Terminal number	Z Terminal symbol	Terminal number	Terminal symbol
1	D00	27	V _{DD}	53	INT
2	D01	28	SA/MC-3	54	MEM/REG
3	D02	29	SA/MC-1	55	MSTRCLR
4	D03	30	THIS-RT	56	CLOCK-IN
5	D04	31	BCSTRCV	57	INCMD
6	D05	32	RTPARERR	58	MEMENA-OUT
7	D06	33	LMC	59	MEMENA-IN
8	D07	34	T/R	60	MEMOE
9	D08	35	V _{EE} (CH B)	61	MEMWR
10	D09	36	V _{CC} (CH B)	. 62	A15
11	D10	37	GNDB	63	A14
12	D11	38	TX/RX-B	64	A13
13	D12	39	TX/RX-B	65	A12
14	D13	40	TX/RX-A	66	A11
15	D14	41	TX/RX-A	67	A10
16	D15	42	V _{EE} (CH A)	68	A09
17	RTAD1	43	V _{CC} (CH A)	69	A08
18	RTAD3	44	GNDA	70	A07
19	RTAD0	45	TAGEN	71	A06
20	RTAD2	46	EXTLD	72	A05
21	RTAD4	47	READYD	73	A04
22	RTADP	48	RD/WR	74	A03
23	ILLCMD	49	SELECT	75	A02
24	SA/MC-2	50	EXTEN	76	A01
25	SA/MC-0	51	IOEN	77	A00
26	SA/MC-4	52	STRBD	78	GND


FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	18



■ 9004708 0030311 834 ■







NOTES:


- STRBD to IOEN (low) delay is two clock cycles. If contention occurs, delay is two clock cycles following release of bus (1.8 μs maxim<u>um).</u>
- 2. CPU must release STRBD within 1.5 µs of IOEN going active.

FIGURE 4. Timing diagram(s).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL H	SHEET 21

DESC FORM 193A JUL 94

9004708 0030313 607



NOTES:

FIGURE 4. Timing diagram(s) - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	22

DESC FORM 193A JUL 94


9004708 0030314 543

^{1.} STRBD to IOEN (low) delay is two clock cycles. If contention occurs, delay is two clock cycles following release of bus (1.8 µs maximum).


^{2.} CPU must release STRBD within 1.5 μs of IOEN going active.




■ 9004708 0030315 48T ■



9004708 0030316 316





9004708 0030318 199 📟

TABLE II. Electrical test requirements.

MIL-PRF-38534 test requirements	Subgroups (in accordance with MIL-PRF-38534, group A test table)
Interim electrical parameters	1,2,3,4,5,6,7,8,9,10,11
Final electrical parameters	1*,2,3,4,5,6,7,8,9,10,11
Group A test requirements	1,2,3,4,5,6,7,8,9,10,11
Group C end-point electrical parameters	1,2,3,4,5,6,7,8,9,10,11
MIL-STD-883, group E end-point electrical parameters for RHA devices	Subgroups** (in accordance with method 5005, group A test table)

* PDA applies to subgroup 1.

- 4.2 Screening. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) T_A as specified in accordance with table I of method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL H	SHEET 27

DESC FORM 193A JUL 94

■ 9004708 0030319 025

^{**} When applicable to this standard microcircuit drawing, the subgroups shall be defined.

- 4.3.1 <u>Group A inspection (CI)</u>. Group A inspection shall be in accordance with MIL-PRF-38534. Tests shall be as specified in table II herein.
 - 4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
 - 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) T_A as specified in accordance with table I of method 1005 of MIL-STD-883.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.
- 4.3.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels shall be M, D, R, and H. RHA quality conformance inspection sample tests shall be performed at the RHA level specified in the acquisition document.
 - a. RHA tests for levels M, D, R, and H shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
 - b. End-point electrical parameters shall be as specified in table II herein.
 - c. Prior to total dose irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
 - d. The devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38534 for RHA level being tested, and meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5 percent, after exposure.
 - e. Prior to and during total dose irradiation testing, the devices shall be biased to establish a worst case condition as specified in the radiation exposure circuit.
 - f. For device classes H and K, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction.
 - g. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

5962-88692

REVISION LEVEL
H
SHEET
28

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-7603.
- 6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0512.
- 6.6 Sources of supply. Sources of supply are listed in QML-38534. The vendors listed in QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE **5962-88692**REVISION LEVEL SHEET 29

DESC FORM 193A

■ 9004708 0030321 783 ■

TABLE III. Pin functions.

Terminal symbol	1/0	Description
D00	1/0	Data bus bit 0 (LSB).
D02	1/0	Data bus bit 2.
D04	1/0	Data bus bit 4.
D06	1/0	Data bus bit 6.
D08	1/0	Data bus bit 8.
D10	1/0	Data bus bit 10.
D12	1/0	Data bus bit 12.
D14	1/0	Data bus bit 14.
RTAD1	ı	Remote terminal address bit 1.
RTAD0	I	Remote terminal address bit 0 (LSB).
RTAD4	1	Remote terminal address bit 4 (MSB).
ILLCMD	ı	Illegal command. Defines the received command as illegal.
SA/MC-0	0	Subaddress/mode command bit 0. Multiplexed output bit-0 of subaddress/word count field of the current command word. SA/MC determined by the state of LMC.
V _{DD}	1	+5 V supply input for digital logic section.
SA/MC-1	0	Subaddress/mode command bit 1. In MT mode, pulses every time 32 words have been stored.
BCSTRCV	0	Broadcast received. Indicates current command is a 1553 broadcast command.
LMC	0	Latched mode command. Logic 1 indicates current command word is a mode code and selects MC0-MC4. Logic 0 indicates nonmode command and selects SA0-SA4.
V _{EE} (CH B)	ı	Input power supply connection for the B channel transceiver15 V for device type 01, -12 V for device type 02. For device type 03 no connection (NC).
GNDB	-	Ground B. Power supply return connection for the B channel transceiver.
TX/RX-B	1/0	Transmit/receive transceiver-B. Input/output to the coupling transformer that connects to the B channel of the 1553 bus.
LOGIC GND	-	Logic ground. Power supply return for the digital logic section.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-88692
	REVISION LEVEL H	SHEET 30

DESC FORM 193A JUL 94

■ 7004708 0030322 61T ■

TABLE III. Pin functions - Continued.

Terminal symbol	1/0	Description
A01	1/0	Address bus bit 1.
A03	1/0	Address bus bit 3.
A05	1/0	Address bus bit 5.
A07	1/0	Address bus bit 7.
A09	1/0	Address bus bit 9.
A11	1/0	Address bus bit 11.
A13	1/0	Address bus bit 13.
A15	1/0	Address bus bit 15.
MEMOE	0	Memory output enable. Output to enable RAM output data.
MEMENA-OUT	0	Memory enable out. Logic 0 output enables external RAM. Used with MEMOE to read data or with MEMWR to write data into external RAM.
CLOCK-IN	1	Clock input. 16 MHz TTL clock.
MEM/REG	1	Memory/register. Input from CPU to select memory or register data transfer.
STRBD	1	Strobe data. Used in conjunction with SELECT to initiate a data transfer cycle to/from CPU.
EXTEN	0	External enable. Used to load data into external devices.
D11	1/0	Data bus bit 11.
D13	1/0	Data bus bit 13.
D15	1/0	Data bus bit 15.
RTAD3	1	Remote terminal address bit 3.
RTAD2	ı	Remote terminal address bit 2.
RTADP	ı	Remote terminal address parity input.
SA/MC-2	0	Subaddress/mode command bit 2.
SA/MC-4	0	Subaddress/mode command bit 4.
SA/MC-3	0	Subaddress/mode command bit 3.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-8
		REVISION LEVEL	SHEET

DESC FORM 193A JUL 94

■ 9004708 0030323 556 ■

5962-88692

31

TABLE III. Pin functions - Continued.

Terminal symbol	1/0	Description
THIS-RT	0	Logic 0 pulse indicates receipt of a valid command word which contains the remote terminal address equivalent to the RTAD0-RTAD4 inputs.
RTPARERR	0	RTU (address) parity error. Logic 0 indicates RTU address parity (odd parity: RTAD0-RTAD4, RTADP) has been violated.
T/R	0	Transmit/receive 1553 data. Latched T/R bit from current command word.
RD/WR	1	Read/write. Input from the CPU which defines the data bus transfer as a read or write operation.
EXTLD	0	External load. Used to load data into external devices.
GNDA	-	Ground A. Power supply return connection for the A channel transceiver.
V _{EE} (CH A)	1	Input power supply connection for the A channel transceiver15 V for device type 01, -12 V for device type 02. For device type 03 no connection (NC).
TX/RX-A	1/0	Transmit receive transceiver-a. Input/output to the coupling transformer that connects to the A channel of the 1553 bus.
D01	1/0	I/O data bus bit 1.
D03	1/0	Data bus bit 3.
D05	1/0	Data bus bit 5.
D07	1/0	Data bus bit 7.
D09	1/0	Data bus bit 9.
V _{CC} (CH B)	1	+5 V power supply connection for the B channel transceiver.
TX/RX-B	1/0	Transmit/receive transceiver-B. Inverted I/O to coupling transformer that connects to channel B of the 1553 bus.
A00	1/0	Address bit 0 (LSB).
A02	1/0	Address bit 2.
A04	1/0	Address bit 4.
A06	1/0	Address bit 6.
A08	vo	Address bit 8.
A10	1/0	Address bit 10.
A12	1/0	Address bit 12.
A14	1/0	Address bit 14.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	32

DESC FORM 193A JUL 94

9004708 0030324 492

TABLE III. Pin functions - Continued.

Ferminal symbol	1/0	Description
MEMWR	0	Memory write. Output pulse to write data into memory.
MEMENA-IN	ı	Memory enable in. Enables internal RAM only; connect directly to MEMENA-OUT.
NCMD	0	In command. Indicates BC to RTU currently in message transfer sequence.
MSTRCLR	ı	Master clear. Power-on reset from CPU.
NT	0	Interrupt. Interrupt pulse line to CPU.
OEN	0	Input/output enable. Output to enable external buffers/latches connecting the hybrid to the address/data bus.
SELECT	ı	Select. Input from the CPU. When active selects device for operation.
READYD	0	Ready data. When active indicates data has been received from, or is available to, the CPU.
TAGEN	0	Tag enable. Enables an external time to counter for transferring the time tag word into memory.
V _{CC} (CH A)	1	+5 V input power supply connection for the channel A transceiver.
TX/RX-A	1/0	Transmit/receive transceiver-A. Inverted I/O to the coupling transformer that connect to channel A of the 1553 bus.
ТХ-В	0	Channel B transmit data, output signal connection to the 1553 bus transceiver (channel B) for data to be transmitted.
ТХ-В	0	Channel B transmit data, output signal connection to the 1553 bus transceiver (channel B) for data to be transmitted.
TXINH-B	0	Channel B transmitter inhibit, normally high level output signal which goes low to enable a transmission on channel B.
RX-B	i	Channel B received data, input signal connection from 1553 bus transceiver (channel B) for the data being received.
RX-B	ı	Channel B received data, input signal connection from 1553 bus transceiver (channel B) for the data being received.
TX-A	0	Same as TX-B, except for channel A.
TX-A	0	Same as TX-B, except for channel A.
TXINH-A	0	Same as TXINH-B, except for channel A.
RX-A	1	Same as RX-B, except for channel A.
RX-A	1	Same as RX-B, except for channel A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88692
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		H	33

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-03-04

Approved sources of supply for SMD 5962-88692 are listed below for immediate acquisition only and shall be added to QML-38534 during the next revision. QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of QML-38534.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8869201XA	S7631	BUS61553II-140
5962-8869201XC	S7631	BUS61553II-110
5962-8869201TA	19645	BUS61563IV-140
5962-8869201TC	19645	BUS61563IV-110
5962-8869201XA	19645	BUS61553II-140
5962-8869201XC	19645	BUS61553II-110
5962-8869201YA	3/	BUS61563II-140
5962-8869201YC	3/	BUS61563II-110
5962-8869201ZA	3/	BUS61563II-618
5962-8869201ZC	3/	BUS61563II-617
5962-8869202XA	S7631	BUS61554II-140
5962-8869202XC	S7631	BUS61554II-110
5962-8869202TA	19645	BUS61564IV-140
5962-8869202TC	19645	BUS61564IV-110
5962-8869202XA	19645	BUS61554II-140
5962-8869202XC	19645	BUS61554II-110
5962-8869202YA	3/	BUS61564II-140
5962-8869202YC	3/	BUS61564II-110
5962-8869202ZA	3/	BUS61564II-602
5962-8869202ZC	3/	BUS61564II-601
5962-8869203XA	19645	BUS61555II-140
5962-8869203XC	19645	BUS61555II-110
5962-8869203YA	19645	BUS61565II-140
5962-8869203YC	19645	BUS61565II-110
5962-8869203ZA	19645	BUS61565II-603
5962-8869203ZC	19645	BUS61565II-604
5962-8869204XA	19645	BUS61556II-140
5962-8869204XC	19645	BUS61556II-110

^{1/} The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.

1 of 2

^{2/} Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

^{3/} These SMD device types are not available from a QML supplier. Case outline T can be used as a replacement for case outline Y.

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN - Continued.

DATE: 97-03-04

Vendor CAGE <u>number</u> Vendor name and address

S7631

DDC Ireland LTD.

Cork Business and Technology Park

Model Farm Road Cork, Ireland

19645

ILC Data Device Corporation

105 Wilbur Place

Bohemia, NY 11716-2482

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

2 of 2

9004708 0030327 lTl 🖿