

N-Ch and P-Ch Fast Switching MOSFETs

General Description

The UD4301 is the highest performance trench N-ch and P-ch MOSFETs with extreme high cell density , which provide excellent RDSON and gate charge for most of the synchronous buck converter applications .

The UD4301 meet the RoHS and Green Product requirement , 100% EAS guaranteed with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available


Product Summary

BVDSS	RDS _{ON}	ID
40V	26mΩ	23A
-40V	65mΩ	-16A

Applications

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

TO252 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V _{DS}	Drain-Source Voltage	40	-40	V
V _{GS}	Gate-Source Voltage	±20	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	23	-16	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	18	-12	A
I _{DM}	Pulsed Drain Current ²	46	-32	A
EAS	Single Pulse Avalanche Energy ³	28	39	mJ
I _{AS}	Avalanche Current	17.8	-20.5	A
P _D @T _C =25°C	Total Power Dissipation ⁴	25	25	W
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient (Steady State) ¹	---	62	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	5	°C/W

N-Ch and P-Ch Fast Switching MOSFETs
N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	40	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.034	---	$\text{V}/^\circ\text{C}$
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=10\text{V}$, $I_D=12\text{A}$	---	22	26	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=10\text{A}$	---	28	35	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	1.0	1.5	2.5	V
$\Delta V_{GS(\text{th})}$	$V_{GS(\text{th})}$ Temperature Coefficient		---	-4.56	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=32\text{V}$, $V_{GS}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=32\text{V}$, $V_{GS}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=12\text{A}$	---	8	---	S
R_g	Gate Resistance	$V_{DS}=0\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	2.6	5.2	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=20\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=12\text{A}$	---	5.5	---	nC
Q_{gs}	Gate-Source Charge		---	1.25	---	
Q_{gd}	Gate-Drain Charge		---	2.5	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=20\text{V}$, $V_{GS}=10\text{V}$, $R_G=3.3\Omega$	---	8.9	---	ns
T_r	Rise Time		---	2.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	41	---	
T_f	Fall Time		---	2.7	---	
C_{iss}	Input Capacitance	$V_{DS}=15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	593	---	pF
C_{oss}	Output Capacitance		---	76	---	
C_{rss}	Reverse Transfer Capacitance		---	56	---	

Guaranteed Avalanche Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
EAS	Single Pulse Avalanche Energy ⁵	$V_{DD}=25\text{V}$, $L=0.1\text{mH}$, $I_{AS}=10\text{A}$	9	---	---	mJ

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,6}	$V_G=V_D=0\text{V}$, Force Current	---	---	23	A
I_{SM}	Pulsed Source Current ^{2,6}		---	---	46	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=17.8\text{A}$
- 4.The power dissipation is limited by 175°C junction temperature
- 5.The Min. value is 100% EAS tested guarantee.
- 6.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Ch and P-Ch Fast Switching MOSFETs
P-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=-250\mu\text{A}$	-40	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to $25^\circ\text{C}, I_D=-1\text{mA}$	---	-0.015	---	$\text{V}/^\circ\text{C}$
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10\text{V}, I_D=-8\text{A}$	---	52	65	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}, I_D=-4\text{A}$	---	80	100	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu\text{A}$	-1.0	-1.6	-2.5	V
$\Delta V_{GS(\text{th})}$	$V_{GS(\text{th})}$ Temperature Coefficient		---	3.52	---	$\text{V}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-32\text{V}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{DS}=-32\text{V}, V_{GS}=0\text{V}, T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-10\text{V}, I_D=-10\text{A}$	---	6	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-20\text{V}, V_{GS}=-4.5\text{V}, I_D=-8\text{A}$	---	5.8	---	nC
Q_{gs}	Gate-Source Charge		---	1.18	---	
Q_{gd}	Gate-Drain Charge		---	2.12	---	
$T_{d(\text{on})}$	Turn-On Delay Time	$V_{DD}=-12\text{V}, V_{GS}=-10\text{V}, R_G=3.3\Omega, I_D=-1\text{A}$	---	13.2	---	ns
T_r	Rise Time		---	8	---	
$T_{d(\text{off})}$	Turn-Off Delay Time		---	40.4	---	
T_f	Fall Time		---	3.5	---	
C_{iss}	Input Capacitance	$V_{DS}=-15\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$	---	620	---	pF
C_{oss}	Output Capacitance		---	69	---	
C_{rss}	Reverse Transfer Capacitance		---	52	---	

Guaranteed Avalanche Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
EAS	Single Pulse Avalanche Energy ⁵	$V_{DD}=-25\text{V}, L=0.1\text{mH}, I_{AS}=-10\text{A}$	9.4	---	---	mJ

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,6}	$V_G=V_D=0\text{V}$, Force Current	---	---	-16	A
I_{SM}	Pulsed Source Current ^{2,6}		---	---	-32	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}, I_S=-1\text{A}, T_J=25^\circ\text{C}$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=-25\text{V}, V_{GS}=-10\text{V}, L=0.1\text{mH}, I_{AS}=-20.5\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The Min. value is 100% EAS tested guarantee.
- 6.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Ch and P-Ch Fast Switching MOSFETs

N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

N-Ch and P-Ch Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform

P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics

N-Ch and P-Ch Fast Switching MOSFETs




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J






N-Ch and P-Ch Fast Switching MOSFETs


Fig.11 Unclamped Inductive Waveform