

LS830 MONOLITHIC DUAL N-CHANNEL JFET



Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET

The LS830 is a high-performance monolithic dual JFET featuring extremely low noise, tight offset voltage and low drift over temperature specifications, and is targeted for use in a wide range of precision instrumentation applications. The LS830 features a 5-mV offset and $10-\mu V/^{\circ}C$ drift.

The 8 Pin P-DIP and 8 Pin SOIC provide ease of manufacturing, and the symmetrical pinout prevents improper orientation.

(See Packaging Information).

LS830 Applications:

- Wideband Differential Amps
- High-Speed, Temp-Compensated Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters and vibrations detectors.

FEATURES							
ULTRA LOW	DRIFT	$ V_{GS1-2}/T \le 5\mu V/^{\circ}C$ TYP.					
ULTRA LOW LEAKGE		I _G = 80fA TYP.					
LOW NOISE		$e_n = 70 \text{nV/VHz TYP}.$					
LOW CAPAC	ITANCE	C _{ISS} = 3pF MAX.					
ABSOLUTE MAXIMUM RATINGS @ 25°C (unless otherwise noted)							
Maximum Temperatures							
Storage Temperature			-65°C to +150°C				
Operating Junction Temperature			+150°C				
Maximum Voltage and Current for Each Transistor – Note 1							
-V _{GSS}	Gate Voltage to Drain or Source		40V				
-V _{DSO}	Drain to Source Voltage	40V					
-I _{G(f)}	Gate Forward Current	10mA					
-I _G	Gate Reverse Current	10μΑ					
Maximum Power Dissipation							
Device Dissipation @ Free Air – Total 40mW @ +125°C							

MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED								
SYMBOL	CHARACTERISTICS VALUE		UNITS	CONDITIONS				
V _{GS1-2} / T max.	DRIFT VS.	5	μV/°C	V_{DG} =10V, I_{D} =30 μ A				
	TEMPERATURE			T _A =-55°C to +125°C				
V _{GS1-2} max.	OFFSET VOLTAGE	25	mV	V_{DG} =10V, $I_{D=}$ 30 μ A				

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)


SYMBOL	CHARACTERISTICS @ 25 C (unless o	MIN.	TYP.	MAX.	UNITS	CONDITIONS
BV _{GSS}	Breakdown Voltage	40	60		V	$V_{DS} = 0$ $I_{D} = 1nA$
BV _{GGO}	Gate-To-Gate Breakdown	40			V	I _G = 1nA
	TRANSCONDUCTANCE					
Y _{fSS}	Full Conduction	70	3 00	500	μmho	V_{DG} = 10V V_{GS} = 0V f = 1kHz
Y _{fS}	Typica <mark>l Operat</mark> ion	50	100	200	μmho	$V_{DG}=10V$ $t_{D}=30\mu A$ $f=1kHz$
Y _{FS1-2} / Y _{FS}	M <mark>is</mark> match	4	0.6	3	%	
I _{DSS}	DRAIN CURRENT Full-Conduction	0.5		10	mA	V _{DG} = 10V V _{GS} = 0V
$ I_{DSS1-2}/I_{DSS} $	Mismatch at Full Conduction		1	5	%	
V _{GS} (off) or V _p	<u>GATE VOLTAGE</u> Pinchoff voltage	0.6	2	4.5	V	V _{DS} = 10V
V _{GS} (on)	Operating Range			4	V	V_{DS} =10V I_D =30 μ A
- 63()	GATE CURRENT				-	. D2 = 0
-I _G max.	Operating			0.1	pA	V _{DG} = 10V I _D = 30μA
-l _G max.	High Temperature			0.1	nA	T _A = +125°C
-I _{GSS} max.	At Full Conduction			0.2	pA	V _{DS} =0
-I _{GSS} max.	High Temperature	5	5	0.5	nA	V _{GS} = 0V, V _{GS} = -20V, T _A = +125°C
I _{GGO}	Gate-to-Gate Leakage		1		pA	V _{GG} = 20V
	OUTPUT CONDUCTANCE					
Y _{OSS}	Full Conduction			5	μmho	$V_{DG} = 10V$ $V_{GS} = 0V$
Y _{OS}	Operating			0.5	μmho	V_{DG} = 10V I_D = 30 μ A
	COMMON MODE REJECTION					
CMR	-20 log V _{GS1-2} / V _{DS}		90		dB	$\Delta V_{DS} = 10 \text{ to } 20V$ $I_D = 30\mu A$
	-20 log V _{GS1-2} / V _{DS}		90			$\Delta V_{DS} = 5 \text{ to } 10V \qquad I_D = 30 \mu A$
	<u>NOISE</u>					V_{DS} = 10V V_{GS} = 0V R_{G} = 10M Ω
NF	Figure			1	dB	f= 100Hz NBW= 6Hz
e _n	Voltage		20	70	nV/√Hz	V _{DS} =10V I _D =30μA f=10Hz NBW=1Hz
	<u>CAPACITANCE</u>					
C _{ISS}	Input			3	pF	V _{DS} = 10V, V _{GS} = 0V, f= 1MHz
C _{RSS}	Reverse Transfer			1.5	pF	V _{DS} = 10V, V _{GS} = 0V, f= 1MHz
C_{DD}	Drain-to-Drain			0.1	pF	$V_{DS} = 10V, I_{D} = 30\mu A$

Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired

Available Packages:

LS830 / LS830 in PDIP & SOIC LS830 / LS830 available as bare die

Please contact Micross for full package and die dimensions





Tel: +44 1603 788967

Email: chipcomponents@micross.com Web: http://www.micross.com/distribution