



# 70MSPS 6-Channel AFE with Sensor Timing Generation and LVDS/CMOS Data Output

### DESCRIPTION

The WM8234 is a 16-bit analogue front end/digitiser IC which processes and digitises the analogue output signals from CCD sensors or Contact Image Sensors (CIS) at pixel sample rates of up to 23MSPS.

The device has six analogue signal processing channels each of which contains Reset Level Clamping, Correlated Double Sampling (also Sample and Hold), Programmable Gain, Automatic Gain Control (AGC) and Offset adjust functions.

The output from each of these channels is time multiplexed, in pairs, into two high-speed 16-bit Analogue to Digital Converters. The digital data is available in a variety of output formats via the flexible data port.

The WM8234 has a user selectable LVDS or CMOS output architecture.

An internal 8-bit DAC is supplied for internal reference level generation. This may be used during CDS to reference CIS signals or during Clamping to clamp CCD signals. An external reference level may also be supplied. ADC references are generated internally, ensuring optimum performance from the device.

A programmable automatic Black-Level Calibration function is available to adjust the DC offset of the output data.

The WM8234 features a sensor timing clock generator for both CCD and CIS sensors. The clock generator can accept a slow or fast reference clock input and also has a flexible timing adjustment function for output timing clocks to allow use of many different sensors.

### **FEATURES**

- 70MSPS conversion rate
- 16 bit ADC resolution
- Current consumption 280mA
- 3.3V single supply operation
- Sample and hold /correlated double sampling
- Programmable offset adjust (8-bit resolution)
- Flexible clamp timing
- Pixel clamp / line clamp mode
- Programmable clamp voltage
- Programmable CIS/CCD timing generator
- Internally generated voltage references
- Compliant for Spread Spectrum Clock
- LVDS/CMOS output options
  - LVDS 5pair 490MHz 35-bit data
  - CMOS 90MHz output maximum
- Complete on chip clock generator. MCLK 5MHz to 23MHz
- Internal timing adjustment
- Automatic Gain Control
- Automatic Black Level Calibration
- 56-lead QFN package 7mm x 7mm
- Serial control interface


## APPLICATIONS

- Digital copiers
- USB2.0 compatible scanners
- Multi-function peripherals
- High-speed CCD/CIS sensor interface

#### WOLFSON MICROELECTRONICS plc

To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews

## **BLOCK DIAGRAM**






## TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
BLOCK DIAGRAM	2
TABLE OF CONTENTS	3
PIN CONFIGURATION	4
ORDERING INFORMATION	4
PIN DESCRIPTION	5
ABSOLUTE MAXIMUM RATINGS	7
RECOMMENDED OPERATING CONDITIONS	7
ELECTRICAL CHARACTERISTICS	8
GENERAL CHARACTERISTICS	9
APPLICATIONS INFORMATION	
RECOMMENDED EXTERNAL COMPONENTS	
RECOMMENDED EXTERNAL COMPONENT VALUES	
PACKAGE DIMENSIONS	
IMPORTANT NOTICE	
ADDRESS:	
REVISION HISTORY	



## **PIN CONFIGURATION**



## **ORDERING INFORMATION**

DEVICE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8234GEFL/V	-40 to 85°C	56-lead QFN (7X7x0.85mm) (Pb-free)	MSL3	260°C
WM8234GEFL/RV	-40 to 85°C	56-lead QFN (7X7x0.85mm) (Pb-free, tape and reel)	MSL3	260°C

Reel quantity = 2,200



## **PIN DESCRIPTION**

1     VREF2C     Analogue upt Analogue upt Analogue upt Analogue voltage     Mid reference voltage input/output Analogue upt Analogue upt Analogue output Upper reference voltage.       2     VRLC     Analogue upt Analogue output Upper reference voltage.     Connected to AGND via a decoupling capacitor.       3     VREF1C     Analogue upt Analogue output Upper reference voltage.     Connected to AGND via a decoupling capacitor.       5     SEN     Digital input Serial interface data output     Serial interface data output       6     SDO     Digital input Serial interface consected to AGND via a decoupling capacitor.       7     SCK     Digital input Serial interface data output       8     SDI     Digital input Serial interface colock       10     LDO2VOD     Supply     Analogue uput       11     LDO2VODT     Supply     Analogue uput       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     Device select 1       15     DSINOP[9]     LVDS output     LVDS Data output 5 – Negative / CMOS output 11       16     DSP/OP[8]     LVDS output     LVDS Data output 4 – Negative / CMOS output 10       17     <	PIN	NAME	Туре	DESCRIPTION
2     VRLC     Analogue I/O     Reference voltage input/output       3     VREF3C     Analogue output     Lower reference voltage. This pin must be connected to AGND via a decoupling capacitor.       4     VREF1C     Analogue output     Upper reference voltage. This pin must be connected to AGND via a decoupling capacitor.       5     SEN     Digital input     Serial interface data output       6     SDO     Digital input     Serial interface cook       8     SDI     Digital input     Serial interface cook       8     SDI     Digital input     Serial interface cook       10     LDO2VDD     Supply     Analogue ground       11     LDO2VOUT     Supply     Analogue ground       11     LDO2VOUT     Supply     Analogue output       16     DSLCT1     Analogue input     Master clock       17     DSLCT2     Analogue input     Master clock       18     D4P/OP[8]     LVDS Datato cutput 5 – Negative / CMOS output 11       16     DSP/OP[8]     LVDS output     LVDS Data cutput 4 – Nesigive / CMOS output 11       17     D4N/OP[7]     LVDS outp	1	VREF2C	Analogue output	
3     VREF3C     Analogue output Analogue output Depr reference voltage. This pin must be connected to AGND via a decoupling capacitor.       4     VREF1C     Analogue output Digital input SEN     Digital input Digital input Serial interface data output       5     SEN     Digital input Digital input Serial interface data output       7     SCK     Digital input Digital input Serial interface data input       8     SDI     Digital input Serial interface data input       9     LDO2VDD     Supply     Analogue ground       11     LDO2VNDT     Supply     Analogue ground       13     MCLK     Analogue input     Device select 2       13     MCLK     Analogue input     Baster clock       14     DSLCT1     Analogue input     Master clock       14     DSLCT1     Analogue input     Master clock       15     DSMOP(P]     LVDS output     LVDS Data output 5 – Negative / CMOS output 10       17     DANOP(P]     LVDS output     LVDS Data output 4 – Negative / CMOS output 11       16     DSP/OP(P]     LVDS output     LVDS Clock Cutput – Negative / CMOS output 12       20     DCLKP/OC[1]				
Image     This pin must be connected to AGND via a decoupling capacitor.       4     VREF1C     Analogue output     Upper reference voltage. This pin must be connected to AGND via a decoupling capacitor.       5     SEN     Digital input     Serial interface data output       7     SCK     Digital input     Serial interface data output       9     LDO2VDD     Supply     Analogue supply       10     LDO2VDT     Supply     Analogue ground       11     LDO2VDT     Supply     Analogue ground       11     LDO2VDT     Supply     Analogue apply       12     DSLCT2     Analogue input     Mester clock       14     DSLCT1     Analogue input     Device select 2       15     DSMOP[9]     LVDS output     LVDS Data output 5 – Negative / CMOS output 11       16     DSP/OP[8]     LVDS output     LVDS Data output 4 – Negative / CMOS output 10       17     D4N/OP[7]     LVDS output     LVDS Clock Output - Negative / CMOS output 11       18     D4P/OP[6]     LVDS output     LVDS Clock Output - Negative / CMOS output 12       19     DCLKNOC(2]     LVDS output </td <td></td> <td></td> <td>Ű,</td> <td></td>			Ű,	
This pin must be connected to AGND via a decoupling capacitor.       5     SEN     Digital input     Enables the serial interface when high.       6     SDO     Digital output     Serial interface data output       7     SCK     Digital input     Serial interface data output       8     SDI     Digital input     Serial interface data output       9     LDO2VDD     Supply     Analogue supply       10     LDO2VDUT     Supply     Analogue ground       11     LDO2VOUT     Supply     Analogue ground       11     LDO2VOUT     Supply     Master clock       12     DSLCT2     Analogue input     Device select 1       14     DSLCT1     Analogue input     LVDS Data output 5 – Negative / CMOS output 11       16     D5P/OP[8]     LVDS output     LVDS Data output 4 – Negative / CMOS output 9       18     D4P/OP[6]     LVDS output     LVDS Clock Output - Positive / CMOS output 12       20     DCLKNVOC[2]     LVDS output     LVDS Clock Output - Positive / CMOS output 12       21     DBGND     Supply     Analogue ground       22<	3	VREF3C	Analogue output	•
5     SEN     Digital input     Enables the serial interface when high.       6     SDO     Digital input     Serial interface data output       7     SCK     Digital input     Serial interface data input       9     LDO2VDD     Supply     Analogue supply       10     LDO2VOUT     Supply     Analogue supply       11     LDO2VOUT     Supply     Analogue supply       12     DSLCT2     Analogue input     Device select 1       13     MCLK     Analogue input     Mester clock       14     DSLCT1     Analogue input     Device select 1       15     DSNOP[9]     LVDS output     LVDS Data output 5 - Positive / CMOS output 10       16     D5P/OP[8]     LVDS output     LVDS Data output 4 - Negative / CMOS output 3       17     D4N/OP[7]     LVDS output     LVDS Data output 4 - Positive / CMOS output 4       18     D4P/OP[6]     LVDS output     LVDS Clock Output - Positive / CMOS output 4       20     DCLKP/OC[1]     LVDS output     LVDS Clock output 4     Positive / CMOS output 4       21     D8ONO     Supply	4	VREF1C	Analogue output	
6     SDO     Digital output     Serial interface data output       7     SCK     Digital input     Serial interface clock       8     SDI     Digital input     Serial interface data input       9     LDO2VDD     Supply     Analogue supply       10     LDO2VDD     Supply     Analogue ground       11     LDO2VOUT     Supply     LDO output       11     LDO2VOUT     Supply     LDO output       11     LDO2VOUT     Supply     Master clock       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     LDVIS Data output 5 – Negative / CMOS output 11       16     D5P/OP[8]     LVDS output     LVDS Data output 4 – Positive / CMOS output 8       17     DAN/OP[7]     LVDS output     LVDS Clock Output - Negative / CMOS output 8       18     D4P/OP[6]     LVDS output     LVDS Clock Output - Negative / CMOS output 1       19     DCLKNVC[2]     LVDS output     LVDS Clock Output - Negative / CMOS output 1       20     DLOP/OP[6]     LVDS output     LVDS Data output 3 – Negative / CM	5	SEN	Digital input	
7   SCK   Digital input   Serial interface clock     8   SDI   Digital input   Serial interface data input     9   LDO2VDD   Supply   Analogue supply     10   LDO2GND   Supply   Analogue ground     11   LDO2VDT   Supply   LDO output     12   DSLCT2   Analogue input   Master clock     13   MCLK   Analogue input   Device select 2     13   MCLK   Analogue input   Device select 1     15   DSNOP[9]   LVDS output   LVDS output 1     16   DSP/OP[8]   LVDS output   LVDS Data output 5 – Positive / CMOS output 10     17   D4N/OP[7]   LVDS output   LVDS Clock Output 4 – Negative / CMOS output 8     19   DCLKN/OC[2]   LVDS output   LVDS Clock Output - Negative / CMOS clock output 1     21   DBGND   Supply   Analogue ground     22   DSVDD   Supply   Analogue ground     23   D3N/OP[5]   LVDS output   LVDS Clock Output 3 – Negative / CMOS output 5     24   D3P/OP[4]   LVDS output   LVDS Data output 3 – Negative / CMOS output 4				
8     SDI     Digital input     Serial interface data input       9     LDO2VDD     Supply     Analogue supply       10     LDO2VDU     Supply     Analogue ground       11     LDO2VOUT     Supply     LDO output This pin must be connected to AGND via a decoupling capacitor.       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     Master clock       14     DSLCT1     Analogue input     Mester clock       15     DSNOP[9]     LVDS output     LVDS Data output 5 - Negative / CMOS output 10       16     D5P/OP[8]     LVDS output     LVDS Data output 4 - Positive / CMOS output 10       17     D4N/OP[7]     LVDS output     LVDS Data output 4 - Positive / CMOS output 8       19     DCLKN/OC[2]     LVDS output     LVDS Clock Output - Negative / CMOS output 1       21     DBGND     Supply     Analogue supply       23     D3N/OP[5]     LVDS output     LVDS Data output 3 - Negative / CMOS output 1       24     D3P/OP[4]     LVDS output     LVDS Data output 3 - Negative / CMOS output 4       25     D2				
9     LDO2VDD     Supply     Analogue ground       10     LDO2OUT     Supply     Analogue ground       11     LDO2VOUT     Supply     LDO output       11     LDO2VOUT     Supply     LDO output       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     Device select 1       15     DSNOP[9]     LVDS output     LVDS Data output 5 – Negative / CMOS output 10       17     DANOP[7]     LVDS output     LVDS Data output 4 – Negative / CMOS output 10       18     D4Pi/OP[6]     LVDS output     LVDS Clock Output 4 – Negative / CMOS dock output 8       19     DCLKN/OC[2]     LVDS output     LVDS Clock Output - Positive / CMOS olock output 1       21     DBGND     Supply     Analogue ground     2       22     DBVDD     Supply     Analogue supply     2       23     D3N/OP[5]     LVDS output     LVDS output 3 – Negative / CMOS output 4       25     D2N/OP[3]     LVDS output     LVDS Data output 3 – Negative / CMOS output 4       26     D2P/OP[2]     LVDS output <td>8</td> <td></td> <td></td> <td>Serial interface data input</td>	8			Serial interface data input
10     LDO2GND     Supply     Analogue ground       11     LDO2VOUT     Supply     LDO output This pin must be connected to AGND via a decoupling capacitor.       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     Device select 1       15     DSN/OP[9]     LVDS output     LVDS Data output 5 - Negative / CMOS output 10       16     DSP/OP[8]     LVDS output     LVDS Data output 4 - Negative / CMOS output 10       17     D4N/OP[7]     LVDS output     LVDS Data output 4 - Negative / CMOS output 2       19     DCLKN/OC[2]     LVDS output     LVDS Data output 4 - Negative / CMOS output 2       20     DCLKP/OC[1]     LVDS output     LVDS Data output 4 - Negative / CMOS output 1       21     DBGND     Supply     Analogue ground       22     DBVOP[5]     LVDS output     LVDS Data output 3 - Negative / CMOS output 4       23     D3N/OP[3]     LVDS output     LVDS Data output 2 - Negative / CMOS output 3       24     D3P/OP[4]     LVDS output     LVDS Data output 2 - Nositive / CMOS output 3       26     D2P/OP[2]     LVDS output     LVDS			· · ·	
11     LDO2VOUT     Supply     LDO output This pin must be connected to AGND via a decoupling capacitor.       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     Mester clock       14     DSLCT1     Analogue input     Device select 1       15     DSN/OP[9]     LVDS output     LVDS Data output 5 – Negative / CMOS output 10       17     DAN/OP[7]     LVDS output     LVDS Data output 5 – Negative / CMOS output 9       18     D4P/OP[6]     LVDS output     LVDS Clock Output - Negative / CMOS output 8       19     DCLKN/OC[2]     LVDS output     LVDS Clock Output - Positive / CMOS clock output 2       20     DCLKP/OC[1]     LVDS output     LVDS Clock Output - Negative / CMOS output 1       21     DBGND     Supply     Analogue ground     2       22     DBVDD     Supply     Analogue ground     2     CMOS output 4       25     D2N/OP[5]     LVDS output     LVDS Data output 3 – Negative / CMOS output 4     2       26     D2P/OP[2]     LVDS output     LVDS Data output 1 – Negative / CMOS output 1     2       27 <td></td> <td></td> <td></td> <td></td>				
This pin must be connected to AGND via a decoupling capacitor.       12     DSLCT2     Analogue input     Device select 2       13     MCLK     Analogue input     Master clock       14     DSLCT1     Analogue input     Device select 1       15     DSN/OP[9]     LVDS output     LVDS Data output 5 – Positive / CMOS output 10       17     D4N/OP[7]     LVDS output     LVDS Data output 4 – Negative / CMOS output 9       18     D4P/OP[6]     LVDS output     LVDS Clock Output – Negative / CMOS clock output 2       20     DCLKR/OC[2]     LVDS output     LVDS Clock Output – Negative / CMOS clock output 2       21     DBGND     Supply     Analogue ground       22     DEVLPO Supply     Analogue ground       23     D3N/OP[5]     LVDS output     LVDS Data output 3 – Negative / CMOS output 4       24     D3P/OP[4]     LVDS output     LVDS Data output 3 – Negative / CMOS output 4       25     D2N/OP[3]     LVDS output     LVDS Data output 3 – Negative / CMOS output 4       25     D2N/OP[1]     LVDS output     LVDS Data output 1 – Negative / CMOS output 1       26     D2P/OP[2] <td< td=""><td></td><td></td><td></td><td></td></td<>				
13   MCLK   Analogue input   Master clock     14   DSLCT1   Analogue input   Device select 1     15   D5N/OP[9]   LVDS output   LVDS Data output 5 – Negative / CMOS output 10     16   D5P/OP[8]   LVDS output   LVDS Data output 4 – Negative / CMOS output 10     17   D4N/OP[7]   LVDS output   LVDS Data output 4 – Negative / CMOS output 9     18   D4P/OP[6]   LVDS output   LVDS Clock Output - Negative / CMOS clock output 2     20   DCLKN/OC[2]   LVDS output   LVDS Clock Output - Negative / CMOS clock output 1     21   DBGND   Supply   Analogue ground     22   DBVDD   Supply   Analogue supply     23   D3N/OP[5]   LVDS output   LVDS Data output 3 – Negative / CMOS output 4     24   D3P/OP[2]   LVDS output   LVDS Data output 2 – Negative / CMOS output 4     25   D2N/OP[3]   LVDS output   LVDS Data output 2 – Negative / CMOS output 3     26   D2P/OP[2]   LVDS output   LVDS Data output 2 – Negative / CMOS output 1     28   D1P/OP[0]   LVDS output   LVDS Data output 1 – Negative / CMOS output 0     29   HZCTRL   Digi		LDOZVOOT	Cuppiy	
14     DSLCT1     Analogue input     Device select 1       15     D5N/OP[9]     LVDS output     LVDS Data output 5 – Negative / CMOS output 10       16     D5P/OP[8]     LVDS output     LVDS Data output 4 – Negative / CMOS output 10       17     D4N/OP[7]     LVDS output     LVDS Data output 4 – Positive / CMOS output 9       18     D4P/OP[6]     LVDS output     LVDS Clock Output – Negative / CMOS clock output 2       20     DCLKN/OC[1]     LVDS output     LVDS Clock Output – Positive / CMOS clock output 1       21     DBKDD     Supply     Analogue ground       22     DBVDD     Supply     Analogue supply       23     D3N/OP[5]     LVDS output     LVDS Data output 3 – Negative / CMOS output 3       24     D3P/OP[4]     LVDS output     LVDS Data output 2 – Negative / CMOS output 3       26     D2N/OP[2]     LVDS output     LVDS Data output 2 – Negative / CMOS output 3       27     D1N/OP[1]     LVDS output     LVDS Data output 1 – Negative / CMOS output 1       28     D1P/OP[0]     LVDS output     LVDS Data output 1 – Negative / CMOS output 1       28     D1P/OP[0]     LVDS output	12	DSLCT2	Analogue input	Device select 2
15   D5N/OP[9]   LVDS output   LVDS Data output 5 - Negative / CMOS output 10     16   D5P/OP[8]   LVDS output   LVDS Data output 5 - Positive / CMOS output 10     17   D4N/OP[7]   LVDS output   LVDS Data output 4 - Negative / CMOS output 9     18   D4P/OP[6]   LVDS output   LVDS Data output 4 - Positive / CMOS output 8     19   DCLKN/OC[2]   LVDS output   LVDS Clock Output - Negative / CMOS clock output 2     20   DCLKN/OC[2]   LVDS output   LVDS Clock Output - Positive / CMOS output 1     21   DBGND   Supply   Analogue ground     22   DBVDD   Supply   Analogue supply     23   D3N/OP[5]   LVDS output   LVDS Data output 3 - Negative / CMOS output 5     24   D3P/OP[4]   LVDS output   LVDS Data output 2 - Negative / CMOS output 4     25   D2N/OP[3]   LVDS output   LVDS Data output 2 - Negative / CMOS output 1     28   D1P/OP[1]   LVDS output   LVDS Data output 1 - Negative / CMOS output 1     29   HZCTRL   Digital input   Internal use only. Must be connected to AGND.     30   MON   Analogue output   Clock monitor     31	13	MCLK	Analogue input	Master clock
16     D5P/OP[8]     LVDS output     LVDS Data output 5 – Positive / CMOS output 10       17     D4N/OP[7]     LVDS output     LVDS Data output 4 – Negative / CMOS output 9       18     D4P/OP[6]     LVDS output     LVDS Clock Output – Negative / CMOS output 8       19     DCLKN/OC[2]     LVDS output     LVDS Clock Output – Negative / CMOS clock output 2       20     DCLKP/OC[1]     LVDS output     LVDS Clock Output – Positive / CMOS clock output 1       21     DBGND     Supply     Analogue ground       22     DBVDD     Supply     Analogue supply       23     D3N/OP[5]     LVDS output     LVDS Data output 3 – Negative / CMOS output 4       24     D3P/OP[4]     LVDS output     LVDS Data output 2 – Negative / CMOS output 3       26     D2N/OP[2]     LVDS output     LVDS Data output 1 – Negative / CMOS output 1       28     D1P/OP[0]     LVDS output     LVDS Data output 1 – Negative / CMOS output 1       29     HZCTRL     Digital input     Internal use only. Must be connected to AGND.       30     MON     Analogue output     Clock monitor       31     LDO1VOUT     Supply <t< td=""><td>14</td><td>DSLCT1</td><td>Analogue input</td><td>Device select 1</td></t<>	14	DSLCT1	Analogue input	Device select 1
17   D4N/OP[7]   LVDS output   LVDS Data output 4 - Negative / CMOS output 9     18   D4P/OP[6]   LVDS output   LVDS Data output 4 - Positive / CMOS output 8     19   DCLKN/OC[2]   LVDS output   LVDS Clock Output - Negative / CMOS clock output 2     20   DCLKP/OC[1]   LVDS output   LVDS Clock Output - Positive / CMOS clock output 1     21   DBGND   Supply   Analogue ground     22   DBVDD   Supply   Analogue supply     23   D3N/OP[5]   LVDS output   LVDS Data output 3 - Negative / CMOS output 5     24   D3P/OP[4]   LVDS output   LVDS Data output 2 - Negative / CMOS output 3     26   D2P/OP[2]   LVDS output   LVDS Data output 2 - Positive / CMOS output 3     27   D1N/OP[1]   LVDS output   LVDS Data output 1 - Negative / CMOS output 1     28   D1P/OP[0]   LVDS output   LVDS Data output 1 - Negative / CMOS output 0     29   HZCTRL   Digital input   Internal use only. Must be connected to AGND.     30   MON   Analogue output   Clock monitor     31   LDO1VOUT   Supply   Analogue supply     33   LDO1VDD   Supply <td>15</td> <td>D5N/OP[9]</td> <td>LVDS output</td> <td>LVDS Data output 5 – Negative / CMOS output 11</td>	15	D5N/OP[9]	LVDS output	LVDS Data output 5 – Negative / CMOS output 11
18   D4P/OP[6]   LVDS output   LVDS Data output 4 – Positive / CMOS output 8     19   DCLKN/OC[2]   LVDS output   LVDS Clock Output – Negative/ CMOS clock output 2     20   DCLKP/OC[1]   LVDS output   LVDS Clock Output – Positive/ CMOS clock output 1     21   DBGND   Supply   Analogue ground     22   DBVDD   Supply   Analogue ground     23   D3N/OP[5]   LVDS output   LVDS Data output 3 – Negative / CMOS output 5     24   D3P/OP[4]   LVDS output   LVDS Data output 3 – Positive / CMOS output 4     25   D2N/OP[3]   LVDS output   LVDS Data output 2 – Negative / CMOS output 3     26   D2P/OP[2]   LVDS output   LVDS Data output 2 – Positive / CMOS output 1     27   D1N/OP[1]   LVDS output   LVDS Data output 1 – Negative / CMOS output 1     28   D1P/OP[0]   LVDS output   LVDS Data output 1 – Positive / CMOS output 0     29   HZCTRL   Digital input   Internal use only. Must be connected to AGND.     30   MON   Analogue output.   This pin must be connected to AGND via a decoupling capacitor.     32   LDO1GND   Supply   Analogue supply   Analogue supply	16	D5P/OP[8]	LVDS output	LVDS Data output 5 – Positive / CMOS output 10
19   DCLKN/OC[2]   LVDS output   LVDS Clock Output – Negative/ CMOS clock output 2     20   DCLKP/OC[1]   LVDS output   LVDS Clock Output – Positive/ CMOS clock output 1     21   DBGND   Supply   Analogue ground     22   DBVDD   Supply   Analogue supply     23   D3N/OP[5]   LVDS output   LVDS Data output 3 – Negative / CMOS output 5     24   D3P/OP[4]   LVDS output   LVDS Data output 3 – Positive / CMOS output 4     25   D2N/OP[3]   LVDS output   LVDS Data output 2 – Negative / CMOS output 3     26   D2P/OP[2]   LVDS output   LVDS Data output 2 – Positive / CMOS output 1     28   D1P/OP[0]   LVDS output   LVDS Data output 1 – Negative / CMOS output 1     28   D1P/OP[0]   LVDS output   LVDS Data output 1 – Negative / CMOS output 0     29   HZCTRL   Digital input   Internal use only. Must be connected to AGND.     30   MON   Analogue output   Clock monitor     31   LDO1VOUT   Supply   Analogue supply     33   LDO1VDD   Supply   Analogue supply     34   TGSYNC   Digital input   Sensor Timing Output	17	D4N/OP[7]	LVDS output	LVDS Data output 4 – Negative / CMOS output 9
20DCLKP/OC[1]LVDS outputLVDS Clock Output – Positive/ CMOS clock output 121DBGNDSupplyAnalogue ground22DBVDDSupplyAnalogue supply23D3N/OP[5]LVDS outputLVDS Data output 3 – Negative / CMOS output 524D3P/OP[4]LVDS outputLVDS Data output 3 – Positive / CMOS output 425D2N/OP[3]LVDS outputLVDS Data output 2 – Negative / CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 – Positive / CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 – Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 – Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Output 136CLK2Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 541CLK7Digital outputSensor Timing Output 644CLK8Digital outputSensor Timing Output 645CLK6Digital outputSensor Timing Output 742CLK6Digital outputSensor Tim	18	D4P/OP[6]	LVDS output	LVDS Data output 4 – Positive / CMOS output 8
20DCLKP/OC[1]LVDS outputLVDS Clock Output – Positive/ CMOS clock output 121DBGNDSupplyAnalogue ground22DBVDDSupplyAnalogue supply23D3N/OP[5]LVDS outputLVDS Data output 3 – Negative / CMOS output 524D3P/OP[4]LVDS outputLVDS Data output 3 – Positive / CMOS output 425D2N/OP[3]LVDS outputLVDS Data output 2 – Negative / CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 – Positive / CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 – Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 – Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1RNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Output 136CLK2Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 541CLK7Digital outputSensor Timing Output 642CLK8Digital outputSensor Timing Output 742 <td>19</td> <td>DCLKN/OC[2]</td> <td>LVDS output</td> <td>LVDS Clock Output – Negative/ CMOS clock output 2</td>	19	DCLKN/OC[2]	LVDS output	LVDS Clock Output – Negative/ CMOS clock output 2
21DBGNDSupplyAnalogue ground22DBVDDSupplyAnalogue supply23D3N/OP[5]LVDS outputLVDS Data output 3 – Negative / CMOS output 524D3P/OP[4]LVDS outputLVDS Data output 3 – Positive / CMOS output 425D2N/OP[3]LVDS outputLVDS Data output 2 – Negative / CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 – Positive / CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 – Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 – Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Output 136CLK2Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 541CLK7Digital outputSensor Timing Output 643AGND3SupplyAnalogue ground44CLK8Digital outputSensor Timing Output 742CLK6Digital outputSensor Timing Output 643AGND3SupplyAnalogue ground44CLK6Digit	20		LVDS output	LVDS Clock Output – Positive/ CMOS clock output 1
22DBVDDSupplyAnalogue supply23D3N/OP[5]LVDS outputLVDS Data output 3 - Negative / CMOS output 524D3P/OP[4]LVDS outputLVDS Data output 3 - Positive / CMOS output 425D2N/OP[3]LVDS outputLVDS Data output 2 - Negative / CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 - Positive / CMOS output 127D1N/OP[1]LVDS outputLVDS Data output 1 - Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 - Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LD01VOUTSupplyAnalogue ground33LD01VDDSupplyAnalogue ground34TGSYNCDigital inputSensor Timing Output 136CLK2Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 439CLK6Digital outputSensor Timing Output 439CLK6Digital outputSensor Timing Output 441CLK7Digital outputSensor Timing Output 542CLK8Digital outputSensor Timing Output 643AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 745CLK10Digital outputSensor Timing Output 7	21		Supply	Analogue ground
23D3N/OP[5]LVDS outputLVDS Data output 3 - Negative / CMOS output 524D3P/OP[4]LVDS outputLVDS Data output 3 - Positive / CMOS output 425D2N/OP[3]LVDS outputLVDS Data output 2 - Negative / CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 - Positive / CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 - Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 - Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1RNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 541CLK7Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 745CLK10Digital outputSensor Timing Output 8	22	DBVDD		
24D3P/OP[4]LVDS outputLVDS Data output 3 – Positive /CMOS output 425D2N/OP[3]LVDS outputLVDS Data output 2 – Negative /CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 – Positive /CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 – Negative /CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 – Positive /CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1RNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Output 136CLK2Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 541CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 744CLK9Digital outputSensor Timing Output 845CLK10Digital outputSensor Timing Output 9	23	D3N/OP[5]		
25D2N/OP[3]LVDS outputLVDS Data output 2 - Negative /CMOS output 326D2P/OP[2]LVDS outputLVDS Data output 2 - Positive /CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 - Negative /CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 - Positive /CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK6Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 9	24			
26D2P/OP[2]LVDS outputLVDS Data output 2 - Positive / CMOS output 227D1N/OP[1]LVDS outputLVDS Data output 1 - Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 - Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 744CLK9Digital outputSensor Timing Output 745CLK10Digital outputSensor Timing Output 945CLK10Digital output	25			
27D1N/OP[1]LVDS outputLVDS Data output 1 - Negative / CMOS output 128D1P/OP[0]LVDS outputLVDS Data output 1 - Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 337CLK3Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 643AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 845CLK10Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 9				
28D1P/OP[0]LVDS outputLVDS Data output 1 – Positive / CMOS output 029HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK6Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 643AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 9	27			
29HZCTRLDigital inputInternal use only. Must be connected to AGND.30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 743AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 845CLK10Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 9				
30MONAnalogue outputClock monitor31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 743AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 845CLK10Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
31LDO1VOUTSupplyLDO output. This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10			<b>.</b> .	
This pin must be connected to AGND via a decoupling capacitor.32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital output				LDO output.
32LDO1GNDSupplyAnalogue ground33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital output	•••			•
33LDO1VDDSupplyAnalogue supply34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10	32	LDO1GND	Supply	
34TGSYNCDigital inputSensor Timing Sync pulse from host35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
35CLK1Digital outputSensor Timing Output 136CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10			,	
36CLK2Digital outputSensor Timing Output 237CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
37CLK3Digital outputSensor Timing Output 338CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
38CLK4Digital outputSensor Timing Output 439CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
39CLK5Digital outputSensor Timing Output 540CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
40CLK6Digital outputSensor Timing Output 641CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
41CLK7Digital outputSensor Timing Output 742CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
42CLK8Digital outputSensor Timing Output 843AGND3SupplyAnalogue ground44CLK9Digital outputSensor Timing Output 945CLK10Digital outputSensor Timing Output 10				
43 AGND3 Supply Analogue ground   44 CLK9 Digital output Sensor Timing Output 9   45 CLK10 Digital output Sensor Timing Output 10				
44     CLK9     Digital output     Sensor Timing Output 9       45     CLK10     Digital output     Sensor Timing Output 10				
45 CLK10 Digital output Sensor Timing Output 10				
	46	CLK10	Digital output	Sensor Timing Output 11
47     AGND2     Supply     Analogue ground				



Product Brief, Rev 3.0, February 2012

## WM8234

Product Brief

PIN	NAME	Туре	DESCRIPTION
48	AVDD2	Supply	Analogue supply
49	IN1	Analogue input	Analogue input 1
50	IN2	Analogue input	Analogue input 2
51	IN3	Analogue input	Analogue input 3
52	IN4	Analogue input	Analogue input 4
53	IN5	Analogue input	Analogue input 5
54	IN6	Analogue input	Analogue input 6
55	AVDD1	Supply	Analogue supply
56	AGND1	Supply	Analogue ground



### **ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag. MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	МАХ
Analogue supply voltage: AVDD1-2, LDO1VDD-LDO2VDD, DBVDD	GND - 0.3V	GND + 5V
Analogue grounds: AGND1-3, LDO1GND-LDO2GND, DBGND	GND - 0.3V	GND + 0.3V
Analogue inputs (IN1-6)	GND - 0.3V	AVDD + 0.3V
Other Analogue pins	GND - 0.3V	AVDD + 0.3V
Digital I/O pins	GND - 0.3V	AVDD + 0.3V
Operating temperature range: T <sub>A</sub>	-40°C	+85°C
Storage temperature prior to soldering	30°C	c max / 85% RH max
Storage temperature after soldering	-65°C	+150 <sup>°</sup> C

#### Notes:

## **RECOMMENDED OPERATING CONDITIONS**

CONDITION	SYMBOL	MIN	ТҮР	MAX	UNITS
Operating temperature range	T <sub>A</sub>	-40		85	°C
Analogue Supply voltage	AVDD1-2 LDO1VDD- LDO2VDD	2.97	3.3	3.63	V
	DBVDD				



<sup>1.</sup> GND denotes the voltage of any ground pin.

<sup>2.</sup> AGND, LDOGND and DBGND pins are intended to be operated at the same potential. Differential voltages between these pins will degrade performance.

## **ELECTRICAL CHARACTERISTICS**

#### **Test Conditions**

AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V, T<sub>A</sub> = 25°C, MCLK= 23.3MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Overall System Specification (incl	uding 10-bit	ADC, PGA, Offset and CDS f	unctions)			
Conversion rate per channel			5		23.3	MSPS
Full-scale input voltage range		ADCFS=0, Max Gain		0.12		Vp-p
(see Note 1)		ADCFS=0, Min Gain		2.0		Vp-p
		ADCFS=1, Max Gain		0.18		Vp-р
		ADCFS=1, Min Gain		3.0		Vp-p
Input signal limits (see Note 2)	V <sub>IN</sub>	SF_INP=0	AGND-0.3		AVDD+0.3	V
		SF_INP=1	AGND		AGND+1.2	V
Input capacitance	CIN	Inputs to AGND		10		pF
Full-scale transition error		Gain = 0dB; AGAIN[4:0] = 02(hex) DGAIN[11:0] = 6AB(hex)		20		mV
Zero-scale transition error		Gain = 0dB; AGAIN[4:0] = 02(hex) DGAIN[11:0] = 6AB(hex)		20		mV
Differential non-linearity	DNL	10-bit		0.5		LSB
Integral non-linearity (pk-pk/2)	INL	10-bit		0.0		LSB
Channel to channel gain matching	Min Gain	10-51		5		%
Channel to channel gain matching	Max Gain			15		%
Output noise	Wax Gain	Unity Gain		0.3		LSB rms
Output hoise		(Unused channels grounded)		0.5		LOD IIIIS
Channel to channel crosstalk		10-bit		+/-0.5		LSB
Programmable Gain Amplifier						
Total Resolution (Ga + Gd)	GT			12		bits
Analogue Gain	Ga		0.6.4	+ 0.3 * AGAIN	J[4·0]	V/V
Max gain, each channel (Ga)	Ga <sub>MAX</sub>	AGAIN[4:0] = 1F(hex)	0.0	9.9	[4.0]	V/V
Min gain, each channel (Ga)		AGAIN[4:0] = 0(hex)		0.6		V/V
Digital Gain	Ga <sub>MIN</sub> Gd	AGAIN[4.0] - 0(Nex)	D	GAIN[11:0] / :	2 <sup>11</sup>	V/V
Max gain, each channel (Gd)	Gd <sub>MAX</sub>	DGAIN[11:0] = FFF(hex)		2	-	V/V
Min gain, each channel (Gd)	Gd <sub>MAX</sub> Gd <sub>MIN</sub>	DGAIN[11:0] = 400 (hex)		0.5		V/V V/V
Max gain, each channel	GU MIN GT <sub>MAX</sub>	AGAIN[4:0] = 1F(hex)		19.8		V/V V/V
(Ga + Gd)	U'MAX	DGAIN[11:0] = FFF(hex)		10.0		v, v
Min gain, each channel	GT <sub>MIN</sub>	AGAIN[4:0] = 0(hex)		0.3		V/V
(Ga + Gd)		DGAIN[11:0] = 400 (hex)		0.0		•, •
Analogue to Digital Converter	1		1		1	
Resolution				16		bits
Speed					70	MSPS

#### Notes:

1. **Full-scale input voltage** denotes the differential input signal amplitude (V<sub>IN</sub>-VRLC in non-CDS mode, V<sub>IN</sub>-RESET level in CDS mode) that can be gained to match the ADC full-scale input range.

2. Input signal limits are the limits within which each input voltage and VRLC reference must lie.



## **GENERAL CHARACTERISTICS**

### **Test Conditions**

AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V, T<sub>A</sub> =  $25^{\circ}$ C, MCLK= 23.3MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
References					•	
Upper reference voltage	V <sub>REF1C</sub>	ADCFS=0		2.05		V
		ADCFS=1		2.25		V
Lower reference voltage	V <sub>REF3C</sub>	ADCFS=0		1.25		V
		ADCFS=1		1.05		V
Input return bias voltage	$V_{\text{REF2C}}$			1.2		V
Diff. Reference voltage (VREF1C-	V <sub>REF1C3C</sub>	ADCFS=0		0.8		V
VREF3C)		ADCFS=1		1.2		V
Output resistance VREF1C, VREF3C, VREF2C				1		Ω
VRLC/Reset-Level Clamp (RLC)						
RLC switching impedance				50		Ω
RLC short-circuit current				2		mA
RLC output resistance				2		Ω
RLC Hi-Z leakage current		VRLC = 0 to AVDD			1	μA
RLCDAC resolution				5		bits
RLCDAC step size	V <sub>RLCSTEP</sub>	VRLC_TOP_SEL=0		0.09		V/step
	VRLCSTEP	VRLC_TOP_SEL=1		0.048		V/step
RLCDAC output voltage at	V <sub>RLCBOT</sub>	VRLC_TOP_SEL=0,		0.2		V
code 0(hex)		VRLC_VSEL[4:0]=00000				
	V <sub>RLCBOT</sub>	VRLC_TOP_SEL=1,		0.11		V
		VRLC_VSEL[4:0]=00000				
RLCDAC output voltage at	VRLCTOP	VRLC_TOP_SEL=0,		3.0		V
code 1F(hex)		VRLC_VSEL[4:0]=11111				
	V <sub>RLCTOP</sub>	VRLC_TOP_SEL=1,		1.6		V
		VRLC_VSEL[4:0]=11111				
VRLC DNL				+/- 0.5		LSB
VRLC INL				+/- 0.5		LSB
Offset DAC, Monotonicity Guaran	teed					
Resolution				8		bits
Differential non-linearity	DNL			0.1		LSB
Integral non-linearity	INL			0.75		LSB
Step size				2.04		mV/step
Output voltage		Code 00(hex)		-250		mV
		Code FF(hex)		+250		mV
DIGITAL SPECIFICATIONS						•
Digital Inputs						
High level input voltage	V <sub>IH</sub>		0.7 * AVDD			V
Low level input voltage	V <sub>IL</sub>				0.2 * AVDD	V
High level input current	IIH				1	μΑ
Low level input current	I <sub>IL</sub>				1	μA
Input capacitance	CI			5		pF

## WM8234

#### **Test Conditions**

AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V, T<sub>A</sub> = 25°C, MCLK= 23.3MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
CMOS Outputs					•	
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = 6mA	AVDD - 0.5			V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1mA			0.5	V
High impedance output current	I <sub>oz</sub>				1	μA
TG Outputs						
High level output voltage	V <sub>OHTG</sub>	I <sub>OH</sub> = 1mA	AVDD - 0.5			V
Low level output voltage	V <sub>OLTG</sub>	I <sub>OL</sub> = 1mA			0.5	V
High impedance output current	I <sub>OZTG</sub>	Grounded			1	μA
Digital IO Pins						
Applied high level input voltage	VIH		0.7 * AVDD			V
Applied low level input voltage	V <sub>IL</sub>				0.2 * AVDD	V
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = 1mA	AVDD - 0.5			V
Low level output voltage	V <sub>OL</sub>	I <sub>oL</sub> = 1mA			0.5	V
Low level input current	IIL				1	μA
High level input current	I <sub>IH</sub>				1	μA
Input capacitance	Ci			5		pF
Output Impedance	Ro	lo = 1mA		38		Ω
High impedance output current	l <sub>oz</sub>				1	μA
LVDS Outputs	•				•	
Differential load impedance	RL		90	100	110	Ω
Differential steady-state output voltage magnitude	IVODI	RL=100Ω	280		450	mV
Change in the steady-state differential output voltage magnitude between opposite binary states	ΔΙνορι	RL=100Ω			15	mV
Steady-state common-mode output voltage	VOC(SS)	RL=100Ω		1.25		V
Peak-to-peak common-mode output	VOC(PP)			20	50	mV
Short-circuit output current	IOS		-6		6	mA
High-impedance state output current	IOZ		-10		10	uA
Supply Currents						
		SF_INP=0, SF_VRLC=0		280		mA
		SF_INP=1, SF_VRLC=1		320		mA
Total supply current – full power down mode				1.0		mA

Notes:

1. **Full-scale input voltage** denotes the differential input signal amplitude (V<sub>IN</sub>-VRLC in non-CDS mode, V<sub>IN</sub>-RESET level in CDS mode) that can be gained to match the ADC full-scale input range.

2. Input signal limits are the limits within which each input voltage and VRLC reference must lie.



## **APPLICATIONS INFORMATION**

### **RECOMMENDED EXTERNAL COMPONENTS**




Figure 1 External Components Diagram




## **RECOMMENDED EXTERNAL COMPONENT VALUES**

COMPONENT REFERENCE	SUGGESTED VALUE	DESCRIPTION
C1	0.1uF	De-coupling for AVDD1
C2	0.1uF	De-coupling for AVDD2
C3	0.1uF	De-coupling for DBVDD
C4	0.1uF	De-coupling for LDO1VDD
C5	0.1uF	De-coupling for LDO2VDD
C6	0.1uF	De-coupling for VREF1C
C7	0.1uF	De-coupling for VREF2C
C8	0.1uF	De-coupling for VREF3C
C9	0.01uF	High frequency decoupling between VREF1C and VREF3C
C10	10uF	Low frequency decoupling between VREF1C and VREF3C
C11	1uF	De-coupling for VRLC/VBIAS
C12	1uF	De-coupling for LDO1VOUT
C13	1uF	De-coupling for LDO2VOUT
C14	10uF	Reservoir capacitor for AVDD1
C15	10uF	Reservoir capacitor for AVDD2
C16	10uF	Reservoir capacitor for DBVDD
C17	10uF	Reservoir capacitor for LDO1VDD
C18	10uF	Reservoir capacitor for LDO2VDD
C19	10uF	Reservoir capacitor for LDOOUT
C20	10uF	Reservoir capacitor for LDOOUT

Table 1 External Components Description



### **PACKAGE DIMENSIONS**



Symbols		Dimensio	ons (mm)		
	MIN	NOM	MAX	NOTE	
Α	0.8	0.85	0.9		
A1	0	0.035	0.05		
A2	-	0.65	0.67		
A3		0.203 REF			
b	0.15	0.2	0.25	1	
D		7.00 BSC			
D2	5.10	5.20	5.30		
E		7.00 BSC			
E2	5.10	5.20	5.30		
е		0.4 BSC			
L	0.35	0.4	0.45		
	Tolerances of Form and Position				
aaa	0.10				
bbb		0.10			
CCC	0.08				
ddd	0.10				
eee		0.10			
REF	JEDE	C, MO-220,	VARIATION	VKKE	

NOTES: 1. DIMENSION & APPLIED TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 mm AND 0.30 mm FROM TERMINAL TIP. 2. ALL DIMENSIONS ARE IN MILLIMETRES 3. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-002. 4. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. 6. REFER TO APPLICATIONS NOTE WAN\_0118 FOR FURTHER INFORMATION.



Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

#### ADDRESS:

Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001

Email :: sales@wolfsonmicro.com



## **REVISION HISTORY**

DATE	REV	ORIGINATOR	CHANGES
22/11/10	1.0	NB	First Release
20/02/12	3.0	JMacD	Current consumption updated to 280mA
			DAC description updated from 4-bit to 8-bit
			Temperature range updated to -40
			Updated ADCFS characteristics
			Updated RLC DAC resolution
			Updated parameter name and register name for RLC DAC
			Added test condition for TG output
			Updated Supply currents
29/02/12	3.0	JMacD	Recommended External Component Values – C9 value updated to 0.01uF

