

---

# HB56HW465DB-5/5L/6/6L

32MB EDO DRAM S.O.DIMM  
4-Mword  $\times$  64-bit, 4k refresh, 1 Bank Module  
(4 pcs of 4M  $\times$  16 components)

## HITACHI

ADE-203-861A (Z)

Rev. 1.0

May 15, 1998

---

### Description

The HB56HW465DB is a 4 M  $\times$  64 Dynamic RAM Small Outline Dual In-line Memory Module (S. O. DIMM), mounted 4 pieces of 64-Mbit DRAM (HM5165165) sealed in TSOP package and 1 piece of serial EEPROM for Presence Detect (PD). The HB56HW465DB offers Extended Data Out (EDO) Page Mode as a high speed access mode. An outline of the HB56HW465DB is 144-pin Zig Zag Dual tabs socket type compact and thin package. Therefore, the HB56HW465DB makes high density mounting possible without surface mount technology. The HB56HW465DB provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

### Features

- 144-pin Zig Zag Dual tabs socket type
  - Outline: 67.60 mm (Length)  $\times$  25.40 mm (Height)  $\times$  3.80 mm (Thickness)
  - Lead pitch : 0.80 mm
- Single 3.3 V supply: 3.3 V  $\pm$  0.3 V
- High speed
  - Access time:  $t_{RAC} = 50$  ns/60 ns (max)
  - Access time:  $t_{CAC} = 13$  ns/15 ns (max)
- Low power dissipation
  - Active mode: 2.02 W/1.73 W (max)
  - Standby mode (TTL): 28.8 mW (max)
  - Standby mode (CMOS): 7.2 mW (max)  
2.2 mW (max) (L-version)
- JEDEC standard outline S. O. DIMM
- EDO page mode capability


## HB56HW465DB-5/5L/6/6L

- 4096 refresh cycles : 64 ms  
: 128 ms (L-version)
- 4 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
  - Self refresh (L-version)

### Ordering Information

| Type No.       | Access time | Package                    | Contact pad |
|----------------|-------------|----------------------------|-------------|
| HB56HW465DB-5  | 50 ns       | 144-pin small outline DIMM | Gold        |
| HB56HW465DB-6  | 60 ns       |                            |             |
| HB56HW465DB-5L | 50 ns       |                            |             |
| HB56HW465DB-6L | 60 ns       |                            |             |

### Pin Arrangement



| Front side |             | Back side |                        |         |             |         |             |
|------------|-------------|-----------|------------------------|---------|-------------|---------|-------------|
| Pin No.    | Signal name | Pin No.   | Signal name            | Pin No. | Signal name | Pin No. | Signal name |
| 1          | $V_{SS}$    | 73        | $\overline{\text{OE}}$ | 2       | $V_{SS}$    | 74      | NC          |
| 3          | DQ0         | 75        | $V_{SS}$               | 4       | DQ32        | 76      | $V_{SS}$    |
| 5          | DQ1         | 77        | NC                     | 6       | DQ33        | 78      | NC          |
| 7          | DQ2         | 79        | NC                     | 8       | DQ34        | 80      | NC          |

## HB56HW465DB-5/5L/6/6L

| Front side |                         |         |                         | Back side |                         |         |                         |
|------------|-------------------------|---------|-------------------------|-----------|-------------------------|---------|-------------------------|
| Pin No.    | Signal name             | Pin No. | Signal name             | Pin No.   | Signal name             | Pin No. | Signal name             |
| 9          | DQ3                     | 81      | V <sub>CC</sub>         | 10        | DQ35                    | 82      | V <sub>CC</sub>         |
| 11         | V <sub>CC</sub>         | 83      | DQ16                    | 12        | V <sub>CC</sub>         | 84      | DQ48                    |
| 13         | DQ4                     | 85      | DQ17                    | 14        | DQ36                    | 86      | DQ49                    |
| 15         | DQ5                     | 87      | DQ18                    | 16        | DQ37                    | 88      | DQ50                    |
| 17         | DQ6                     | 89      | DQ19                    | 18        | DQ38                    | 90      | DQ51                    |
| 19         | DQ7                     | 91      | V <sub>SS</sub>         | 20        | DQ39                    | 92      | V <sub>SS</sub>         |
| 21         | V <sub>SS</sub>         | 93      | DQ20                    | 22        | V <sub>SS</sub>         | 94      | DQ52                    |
| 23         | $\overline{\text{CE0}}$ | 95      | DQ21                    | 24        | $\overline{\text{CE4}}$ | 96      | DQ53                    |
| 25         | $\overline{\text{CE1}}$ | 97      | DQ22                    | 26        | $\overline{\text{CE5}}$ | 98      | DQ54                    |
| 27         | V <sub>CC</sub>         | 99      | DQ23                    | 28        | V <sub>CC</sub>         | 100     | DQ55                    |
| 29         | A0                      | 101     | V <sub>CC</sub>         | 30        | A3                      | 102     | V <sub>CC</sub>         |
| 31         | A1                      | 103     | A6                      | 32        | A4                      | 104     | A7                      |
| 33         | A2                      | 105     | A8                      | 34        | A5                      | 106     | A11                     |
| 35         | V <sub>SS</sub>         | 107     | V <sub>SS</sub>         | 36        | V <sub>SS</sub>         | 108     | V <sub>SS</sub>         |
| 37         | DQ8                     | 109     | A9                      | 38        | DQ40                    | 110     | NC                      |
| 39         | DQ9                     | 111     | A10                     | 40        | DQ41                    | 112     | NC                      |
| 41         | DQ10                    | 113     | V <sub>CC</sub>         | 42        | DQ42                    | 114     | V <sub>CC</sub>         |
| 43         | DQ11                    | 115     | $\overline{\text{CE2}}$ | 44        | DQ43                    | 116     | $\overline{\text{CE6}}$ |
| 45         | V <sub>CC</sub>         | 117     | $\overline{\text{CE3}}$ | 46        | V <sub>CC</sub>         | 118     | $\overline{\text{CE7}}$ |
| 47         | DQ12                    | 119     | V <sub>SS</sub>         | 48        | DQ44                    | 120     | V <sub>SS</sub>         |
| 49         | DQ13                    | 121     | DQ24                    | 50        | DQ45                    | 122     | DQ56                    |
| 51         | DQ14                    | 123     | DQ25                    | 52        | DQ46                    | 124     | DQ57                    |
| 53         | DQ15                    | 125     | DQ26                    | 54        | DQ47                    | 126     | DQ58                    |
| 55         | V <sub>SS</sub>         | 127     | DQ27                    | 56        | V <sub>SS</sub>         | 128     | DQ59                    |
| 57         | NC                      | 129     | V <sub>CC</sub>         | 58        | NC                      | 130     | V <sub>CC</sub>         |
| 59         | NC                      | 131     | DQ28                    | 60        | NC                      | 132     | DQ60                    |
| 61         | NC                      | 133     | DQ29                    | 62        | NC                      | 134     | DQ61                    |
| 63         | V <sub>CC</sub>         | 135     | DQ30                    | 64        | V <sub>CC</sub>         | 136     | DQ62                    |
| 65         | NC                      | 137     | DQ31                    | 66        | NC                      | 138     | DQ63                    |
| 67         | $\overline{\text{WE}}$  | 139     | V <sub>SS</sub>         | 68        | NC                      | 140     | V <sub>SS</sub>         |
| 69         | $\overline{\text{RE0}}$ | 141     | SDA                     | 70        | NC                      | 142     | SCL                     |
| 71         | NC                      | 143     | V <sub>CC</sub>         | 72        | NC                      | 144     | V <sub>CC</sub>         |

---

## HB56HW465DB-5/5L/6/6L

---

### Pin Description

| Pin name                             | Function   |
|--------------------------------------|--|
| A0 to A11                            | Address input<br>Row address A0 to A11<br>Column address A0 to A9<br>Refresh address A0 to A11 |
| DQ0 to DQ63                          | Data input/output  |
| $\overline{RE}0$                     | Row address strobe ( $\overline{RAS}$ )  |
| $\overline{CE}0$ to $\overline{CE}7$ | Column address strobe ( $\overline{CAS}$ )   |
| $\overline{WE}$                      | Read/Write enable  |
| $\overline{OE}$                      | Output enable  |
| SDA                                  | Serial data for PD   |
| SCL                                  | Serial clock for PD  |
| $V_{CC}$                             | Power supply   |
| $V_{SS}$                             | Ground   |
| NC                                   | No connection  |

**Serial PD Matrix\*<sup>1</sup>**

| Byte No. | Function described                           | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Hex value | Comments                              |
|----------|--|------|------|------|------|------|------|------|------|-----------|---------------------------------------|
| 0        | Number of bytes used by module manufacturer  | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 80        | 128                                   |
| 1        | Total SPD memory size                        | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 08        | 256 byte                              |
| 2        | Memory type                                  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 02        | EDO                                   |
| 3        | Number of row addresses bits                 | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 0    | 0C        | 12                                    |
| 4        | Number of column addresses bits              | 0    | 0    | 0    | 0    | 1    | 0    | 1    | 0    | 0A        | 10                                    |
| 5        | Number of banks                              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 01        | 1                                     |
| 6        | Module data width                            | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 40        | 64 bits                               |
| 7        | Module data width (continued)                | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        | 0 (+)                                 |
| 8        | Module interface signal levels               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 01        | LVTTTL                                |
| 9        | $\overline{\text{RAS}}$ access time<br>-5/5L | 0    | 0    | 1    | 1    | 0    | 0    | 1    | 0    | 32        | $t_{\text{RAC}} = 50 \text{ ns}$      |
|          | $\overline{\text{RAS}}$ access time<br>-6/6L | 0    | 0    | 1    | 1    | 1    | 1    | 0    | 0    | 3C        | $t_{\text{RAC}} = 60 \text{ ns}$      |
| 10       | $\overline{\text{CAS}}$ access time<br>-5/5L | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 1    | 0D        | $t_{\text{CAC}} = 13 \text{ ns}$      |
|          | $\overline{\text{CAS}}$ access time<br>-6/6L | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 0F        | $t_{\text{CAC}} = 15 \text{ ns}$      |
| 11       | Module configuration type                    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        | Non parity                            |
| 12       | Refresh rate/type<br>-5/6                    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        | Normal<br>(15.625 $\mu\text{s}$ )     |
|          | Refresh rate/type<br>-5L/6L (L-version)      | 1    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 83        | Self refresh<br>(31.3 $\mu\text{s}$ ) |
| 13       | DRAM width                                   | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 10        | 4M $\times$ 16                        |
| 14       | Error checking DRAM data width               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        |                                       |
| 15 to 31 | Reserved for future offerings                | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        |                                       |
| 32 to 61 | Superset information                         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        | Future offerings                      |
| 62       | SPD revision                                 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 01        | Rev. 1                                |
| 63       | Checksum for bytes 0 to 62<br>-5             | 0    | 0    | 1    | 1    | 0    | 0    | 1    | 0    | 32        |                                       |
|          | Checksum for bytes 0 to 62<br>-6             | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 3E        |                                       |
|          | Checksum for bytes 0 to 62<br>-5L            | 1    | 0    | 1    | 1    | 0    | 1    | 0    | 1    | B5        |                                       |
|          | Checksum for bytes 0 to 62<br>-6L            | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 1    | C1        |                                       |

## HB56HW465DB-5/5L/6/6L

### Serial PD Matrix\*<sup>1</sup> (cont)

| Byte No. | Function described                               | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Hex value | Comments                            |
|----------|--|------|------|------|------|------|------|------|------|-----------|-------------------------------------|
| 64       | Manufacturer's JEDEC ID code                     | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 07        | Hitachi                             |
| 65 to 71 | Manufacturer's JEDEC ID code                     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        |                                     |
| 72       | Manufacturing location                           | ×    | ×    | ×    | ×    | ×    | ×    | ×    | ×    | ×         | * <sup>2</sup> (ASCII-8bit code)    |
| 73       | Manufacturer's part number                       | 0    | 1    | 0    | 0    | 1    | 0    | 0    | 0    | 48        | H                                   |
| 74       | Manufacturer's part number                       | 0    | 1    | 0    | 0    | 0    | 0    | 1    | 0    | 42        | B                                   |
| 75       | Manufacturer's part number                       | 0    | 0    | 1    | 1    | 0    | 1    | 0    | 1    | 35        | 5                                   |
| 76       | Manufacturer's part number                       | 0    | 0    | 1    | 1    | 0    | 1    | 1    | 0    | 36        | 6                                   |
| 77       | Manufacturer's part number                       | 0    | 1    | 0    | 0    | 1    | 0    | 0    | 0    | 48        | H                                   |
| 78       | Manufacturer's part number                       | 0    | 1    | 0    | 1    | 0    | 1    | 1    | 1    | 57        | W                                   |
| 79       | Manufacturer's part number                       | 0    | 0    | 1    | 1    | 0    | 1    | 0    | 0    | 34        | 4                                   |
| 80       | Manufacturer's part number                       | 0    | 0    | 1    | 1    | 0    | 1    | 1    | 0    | 36        | 6                                   |
| 81       | Manufacturer's part number                       | 0    | 0    | 1    | 1    | 0    | 1    | 0    | 1    | 35        | 5                                   |
| 82       | Manufacturer's part number                       | 0    | 1    | 0    | 0    | 0    | 1    | 0    | 0    | 44        | D                                   |
| 83       | Manufacturer's part number                       | 0    | 1    | 0    | 0    | 0    | 0    | 1    | 0    | 42        | B                                   |
| 84       | Manufacturer's part number                       | 0    | 0    | 1    | 0    | 1    | 1    | 0    | 1    | 2D        | —                                   |
| 85       | Manufacturer's part number<br>-5/-5L             | 0    | 0    | 1    | 1    | 0    | 1    | 0    | 1    | 35        | 5                                   |
|          | Manufacturer's part number<br>-6/6L              | 0    | 0    | 1    | 1    | 0    | 1    | 1    | 0    | 36        | 6                                   |
| 86       | Manufacturer's part number<br>-5/6               | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 20        | (Space)                             |
|          | Manufacturer's part number<br>-5L/6L (L-version) | 0    | 1    | 0    | 0    | 1    | 1    | 0    | 0    | 4C        | L                                   |
| 87 to 90 | Manufacturer's part number                       | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 20        | (Space)                             |
| 91       | Revision code                                    | 0    | 0    | 1    | 1    | 0    | 0    | 0    | 0    | 30        | Initial                             |
| 92       | Revision code                                    | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 20        | (Space)                             |
| 93       | Manufacturing date<br>(year code)                | ×    | ×    | ×    | ×    | ×    | ×    | ×    | ×    | ×         | Year code* <sup>3</sup><br>(binary) |
| 94       | Manufacturing date<br>(week code)                | ×    | ×    | ×    | ×    | ×    | ×    | ×    | ×    | ×         | Week code* <sup>4</sup><br>(binary) |


**Serial PD Matrix\*<sup>1</sup>** (cont)

| Byte No.  | Function described         | Bit7           | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Hex value | Comments |
|-----------|----------------------------|----------------|------|------|------|------|------|------|------|-----------|----------|
| 95 to 98  | Assembly serial number     | * <sup>5</sup> |      |      |      |      |      |      |      |           |          |
| 99 to 125 | Manufacturer specific data | * <sup>6</sup> |      |      |      |      |      |      |      |           |          |
| 126       | Reserved                   | 0              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        |          |
| 127       | Reserved                   | 0              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 00        |          |

- Notes:
1. All serial PD data are not protected. 0: Serial data, "driven Low", 1: Serial data, "driven High"
  2. Byte 72 is manufacturing location code. (ex: in case of Japan, byte 72 is 4Ah. 4Ah shows "J" on ASCII code.)
  3. Byte 93 (Manufacturing date-year code) ex: 61h shows year '97. 62h shows year '98.
  4. Byte 94 (Manufacturing date-week code) ex: 0Bh shows week 11. 24h shows week 36.
  5. Byte 95 through 98 are assembly serial number.
  6. All bits of byte 99 through 125 are not defined ("1" or "0").

# HB56HW465DB-5/5L/6/6L

## Block Diagram





**Absolute Maximum Ratings**

| Parameter  | Symbol    | Value        | Unit |
|--|-----------|--------------|------|
| Terminal voltage on any pin relative to $V_{SS}$ | $V_T$     | -0.5 to +4.6 | V    |
| Power supply voltage relative to $V_{SS}$        | $V_{CC}$  | -0.5 to +4.6 | V    |
| Short circuit output current                     | $I_{out}$ | 50           | mA   |
| Power dissipation                                | $P_T$     | 4.0          | W    |
| Storage temperature range                        | $T_{stg}$ | -55 to +125  | °C   |

**DC Operating Conditions**

| Parameter                 | Symbol   | Min  | Typ | Max            | Unit | Notes |
|---------------------------|----------|------|-----|----------------|------|-------|
| Supply voltage            | $V_{CC}$ | 3.0  | 3.3 | 3.6            | V    | 1, 2  |
|                           | $V_{SS}$ | 0    | 0   | 0              | V    | 2     |
| Input high voltage        | $V_{IH}$ | 2.0  | —   | $V_{CC} + 0.3$ | V    | 1     |
| Input low voltage         | $V_{IL}$ | -0.3 | —   | 0.8            | V    | 1     |
| Ambient temperature range | $T_a$    | 0    | —   | 70             | °C   |       |

Notes: 1. All voltage referred to  $V_{SS}$ .

2. The supply voltage with all  $V_{CC}$  pins must be on the same level. The supply voltage with all  $V_{SS}$  pins must be on the same level.

# HB56HW465DB-5/5L/6/6L

## DC Characteristics

| Parameter   | Symbol     | HB56HW465DB |          |       |          | Unit    | Test conditions   |
|---|------------|-------------|----------|-------|----------|---------|---|
|   |            | 50 ns       |          | 60 ns |          |         |   |
|   |            | Min         | Max      | Min   | Max      |         |   |
| Operating current* <sup>1</sup> , * <sup>2</sup>                                  | $I_{CC1}$  | —           | 560      | —     | 480      | mA      | $t_{RC} = \min$   |
| Standby current   | $I_{CC2}$  | —           | 8        | —     | 8        | mA      | TTL interface<br>$\overline{RAS}, \overline{CAS} = V_{IH}$<br>Dout = High-Z                       |
|   |            | —           | 2        | —     | 2        | mA      | CMOS interface<br>$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$<br>Dout = High-Z           |
| Standby current (L-version)   | $I_{CC2}$  | —           | 0.6      | —     | 0.6      | mA      | CMOS interface<br>$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 V$<br>Dout = High-Z           |
| $\overline{RAS}$ -only refresh current* <sup>2</sup>                              | $I_{CC3}$  | —           | 560      | —     | 480      | mA      | $t_{RC} = \min$   |
| Standby current* <sup>1</sup>   | $I_{CC5}$  | —           | 20       | —     | 20       | mA      | $\overline{RAS} = V_{IH}$ ,<br>$\overline{CAS} = V_{IL}$<br>Dout = enable                         |
| $\overline{CAS}$ -before- $\overline{RAS}$ refresh current                        | $I_{CC6}$  | —           | 560      | —     | 480      | mA      | $t_{RC} = \min$   |
| EDO page mode current* <sup>1</sup> , * <sup>3</sup>                              | $I_{CC7}$  | —           | 480      | —     | 440      | mA      | $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycle,<br>$t_{HPC} = t_{HPC} \min$                   |
| Battery backup current* <sup>4</sup><br>(Standby with CBR refresh)<br>(L-version) | $I_{CC10}$ | —           | 2.0      | —     | 2.0      | mA      | CMOS interface<br>Dout = High-Z<br>CBR refresh: $t_{RC} = 31.3 \mu s$<br>$t_{RAS} \leq 0.3 \mu s$ |
| Self refresh mode current<br>(L-version)  | $I_{CC11}$ | —           | 1.6      | —     | 1.6      | mA      | CMOS interface<br>$\overline{RAS}, \overline{CAS} \leq 0.2 V$<br>Dout = High-Z                    |
| Input leakage current   | $I_{LI}$   | -5          | 5        | -5    | 5        | $\mu A$ | $0 V \leq V_{in} \leq V_{CC} + 0.3 V$   |
| Output leakage current  | $I_{LO}$   | -5          | 5        | -5    | 5        | $\mu A$ | $0 V \leq V_{out} \leq V_{CC}$<br>Dout = disable  |
| Output high voltage   | $V_{OH}$   | 2.4         | $V_{CC}$ | 2.4   | $V_{CC}$ | V       | High Iout = -2 mA   |
| Output low voltage  | $V_{OL}$   | 0           | 0.4      | 0     | 0.4      | V       | Low Iout = 2 mA   |

Notes : 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Measured with one sequential address change per EDO cycle,  $t_{HPC}$ .

4.  $V_{IH} \geq V_{CC} - 0.2 V$ ,  $0 V \leq V_{IL} \leq 0.2 V$ .

---

**HB56HW465DB-5/5L/6/6L**

---

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

| Parameter   | Symbol    | Typ | Max | Unit | Notes |
|---|-----------|-----|-----|------|-------|
| Input capacitance (Address)   | $C_{i1}$  | —   | 40  | pF   | 1     |
| Input capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ ) | $C_{i2}$  | —   | 48  | pF   | 1     |
| Input capacitance ( $\overline{\text{CAS}}$ )   | $C_{i3}$  | —   | 22  | pF   | 1     |
| I/O capacitance (DQ)  | $C_{i/O}$ | —   | 17  | pF   | 1, 2  |

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

## HB56HW465DB-5/5L/6/6L

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ) \*<sup>1</sup>, \*<sup>2</sup>, \*<sup>19</sup>

### Test Conditions

- Input rise and fall time: 2 ns
- Input levels:  $V_{IL} = 0\text{ V}$ ,  $V_{IH} = 3\text{ V}$
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

| Parameter   | Symbol    | 50 ns |       | 60 ns |       | Unit | Notes |
|---|-----------|-------|-------|-------|-------|------|-------|
|   |           | Min   | Max   | Min   | Max   |      |       |
| Random read or write cycle time                                   | $t_{RC}$  | 84    | —     | 104   | —     | ns   |       |
| $\overline{\text{RAS}}$ precharge time                            | $t_{RP}$  | 30    | —     | 40    | —     | ns   |       |
| $\overline{\text{CAS}}$ precharge time                            | $t_{CP}$  | 8     | —     | 10    | —     | ns   |       |
| $\overline{\text{RAS}}$ pulse width                               | $t_{RAS}$ | 50    | 10000 | 60    | 10000 | ns   |       |
| $\overline{\text{CAS}}$ pulse width                               | $t_{CAS}$ | 8     | 10000 | 10    | 10000 | ns   |       |
| Row address setup time  | $t_{ASR}$ | 0     | —     | 0     | —     | ns   |       |
| Row address hold time   | $t_{RAH}$ | 8     | —     | 10    | —     | ns   |       |
| Column address setup time   | $t_{ASC}$ | 0     | —     | 0     | —     | ns   |       |
| Column address hold time  | $t_{CAH}$ | 8     | —     | 10    | —     | ns   |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | $t_{RCD}$ | 12    | 37    | 14    | 45    | ns   | 3     |
| $\overline{\text{RAS}}$ to column address delay time              | $t_{RAD}$ | 10    | 25    | 12    | 30    | ns   | 4     |
| $\overline{\text{RAS}}$ hold time                                 | $t_{RSH}$ | 13    | —     | 15    | —     | ns   |       |
| $\overline{\text{CAS}}$ hold time                                 | $t_{CSH}$ | 35    | —     | 40    | —     | ns   |       |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | $t_{CRP}$ | 5     | —     | 5     | —     | ns   |       |
| $\overline{\text{OE}}$ to Din delay time                          | $t_{OED}$ | 13    | —     | 15    | —     | ns   | 5     |
| $\overline{\text{OE}}$ delay time from Din                        | $t_{DZO}$ | 0     | —     | 0     | —     | ns   | 6     |
| $\overline{\text{CAS}}$ delay time from Din                       | $t_{DZC}$ | 0     | —     | 0     | —     | ns   | 6     |
| Transition time (rise and fall)                                   | $t_T$     | 2     | 50    | 2     | 50    | ns   | 7     |

**Read Cycle**

| Parameter   | Symbol            | 50 ns |     | 60 ns |     | Unit | Notes     |
|---|-------------------|-------|-----|-------|-----|------|-----------|
|   |                   | Min   | Max | Min   | Max |      |           |
| Access time from $\overline{\text{RAS}}$            | $t_{\text{RAC}}$  | —     | 50  | —     | 60  | ns   | 8, 9      |
| Access time from $\overline{\text{CAS}}$            | $t_{\text{CAC}}$  | —     | 13  | —     | 15  | ns   | 9, 10, 17 |
| Access time from address                            | $t_{\text{AA}}$   | —     | 25  | —     | 30  | ns   | 9, 11, 17 |
| Access time from $\overline{\text{OE}}$             | $t_{\text{OEA}}$  | —     | 13  | —     | 15  | ns   | 9         |
| Read command setup time                             | $t_{\text{RCS}}$  | 0     | —   | 0     | —   | ns   |           |
| Read command hold time to $\overline{\text{CAS}}$   | $t_{\text{RCH}}$  | 0     | —   | 0     | —   | ns   | 12        |
| Read command hold time from $\overline{\text{RAS}}$ | $t_{\text{RCHR}}$ | 50    | —   | 60    | —   | ns   |           |
| Read command hold time to $\overline{\text{RAS}}$   | $t_{\text{RRH}}$  | 0     | —   | 0     | —   | ns   | 12        |
| Column address to $\overline{\text{RAS}}$ lead time | $t_{\text{RAL}}$  | 25    | —   | 30    | —   | ns   |           |
| Column address to $\overline{\text{CAS}}$ lead time | $t_{\text{CAL}}$  | 15    | —   | 18    | —   | ns   |           |
| $\overline{\text{CAS}}$ to output in low-Z          | $t_{\text{CLZ}}$  | 0     | —   | 0     | —   | ns   |           |
| Output data hold time                               | $t_{\text{OH}}$   | 3     | —   | 3     | —   | ns   | 21        |
| Output data hold time from $\overline{\text{OE}}$   | $t_{\text{OHO}}$  | 3     | —   | 3     | —   | ns   |           |
| Output buffer turn-off time                         | $t_{\text{OFF}}$  | —     | 13  | —     | 15  | ns   | 13, 21    |
| Output buffer turn-off to $\overline{\text{OE}}$    | $t_{\text{OEZ}}$  | —     | 13  | —     | 15  | ns   | 13        |
| $\overline{\text{CAS}}$ to Din delay time           | $t_{\text{CDD}}$  | 13    | —   | 15    | —   | ns   | 5         |
| Output data hold time from $\overline{\text{RAS}}$  | $t_{\text{OHR}}$  | 3     | —   | 3     | —   | ns   | 21        |
| Output buffer turn-off to $\overline{\text{RAS}}$   | $t_{\text{OFR}}$  | —     | 13  | —     | 15  | ns   | 13, 21    |
| Output buffer turn-off to $\overline{\text{WE}}$    | $t_{\text{WEZ}}$  | —     | 13  | —     | 15  | ns   | 13        |
| $\overline{\text{WE}}$ to Din delay time            | $t_{\text{WED}}$  | 13    | —   | 15    | —   | ns   |           |
| $\overline{\text{RAS}}$ to Din delay time           | $t_{\text{RDD}}$  | 13    | —   | 15    | —   | ns   |           |

**Write Cycle**

| Parameter  | Symbol           | 50 ns |     | 60 ns |     | Unit | Notes |
|--|------------------|-------|-----|-------|-----|------|-------|
|  |                  | Min   | Max | Min   | Max |      |       |
| Write command setup time                           | $t_{\text{WCS}}$ | 0     | —   | 0     | —   | ns   | 14    |
| Write command hold time                            | $t_{\text{WCH}}$ | 8     | —   | 10    | —   | ns   |       |
| Write command pulse width                          | $t_{\text{WCP}}$ | 8     | —   | 10    | —   | ns   |       |
| Write command to $\overline{\text{RAS}}$ lead time | $t_{\text{RWL}}$ | 13    | —   | 15    | —   | ns   |       |
| Write command to $\overline{\text{CAS}}$ lead time | $t_{\text{CWL}}$ | 8     | —   | 10    | —   | ns   |       |
| Data-in setup time                                 | $t_{\text{DS}}$  | 0     | —   | 0     | —   | ns   | 15    |
| Data-in hold time                                  | $t_{\text{DH}}$  | 8     | —   | 10    | —   | ns   | 15    |

## HB56HW465DB-5/5L/6/6L

### Read-Modify-Write Cycle

| Parameter                                      | Symbol    | 50 ns |     | 60 ns |     | Unit | Notes |
|--|-----------|-------|-----|-------|-----|------|-------|
|  |           | Min   | Max | Min   | Max |      |       |
| Read-modify-write cycle time                   | $t_{RWC}$ | 116   | —   | 140   | —   | ns   |       |
| $\overline{RAS}$ to $\overline{WE}$ delay time | $t_{RWD}$ | 67    | —   | 79    | —   | ns   | 14    |
| $\overline{CAS}$ to $\overline{WE}$ delay time | $t_{CWD}$ | 30    | —   | 34    | —   | ns   | 14    |
| Column address to $\overline{WE}$ delay time   | $t_{AWD}$ | 42    | —   | 49    | —   | ns   | 14    |
| $\overline{OE}$ hold time from $\overline{WE}$ | $t_{OEH}$ | 13    | —   | 15    | —   | ns   |       |

### Refresh Cycle

| Parameter  | Symbol    | 50 ns |     | 60 ns |     | Unit | Notes |
|--|-----------|-------|-----|-------|-----|------|-------|
|  |           | Min   | Max | Min   | Max |      |       |
| $\overline{CAS}$ setup time (CBR refresh cycle)          | $t_{CSR}$ | 5     | —   | 5     | —   | ns   |       |
| $\overline{CAS}$ hold time (CBR refresh cycle)           | $t_{CHR}$ | 8     | —   | 10    | —   | ns   |       |
| $\overline{WE}$ setup time (CBR refresh cycle)           | $t_{WRP}$ | 0     | —   | 0     | —   | ns   |       |
| $\overline{WE}$ hold time (CBR refresh cycle)            | $t_{WRH}$ | 8     | —   | 10    | —   | ns   |       |
| $\overline{RAS}$ precharge to $\overline{CAS}$ hold time | $t_{RPC}$ | 5     | —   | 5     | —   | ns   |       |

### EDO Page Mode Cycle

| Parameter  | Symbol     | 50 ns |        | 60 ns |        | Unit | Notes |
|--|------------|-------|--------|-------|--------|------|-------|
|  |            | Min   | Max    | Min   | Max    |      |       |
| EDO page mode cycle time                                   | $t_{HPC}$  | 20    | —      | 25    | —      | ns   | 20    |
| EDO page mode $\overline{RAS}$ pulse width                 | $t_{RASP}$ | —     | 100000 | —     | 100000 | ns   | 16    |
| Access time from $\overline{CAS}$ precharge                | $t_{CPA}$  | —     | 28     | —     | 35     | ns   | 9, 17 |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge | $t_{CPRH}$ | 28    | —      | 35    | —      | ns   |       |
| Output data hold time from $\overline{CAS}$ low            | $t_{DOH}$  | 3     | —      | 3     | —      | ns   | 9, 22 |
| $\overline{CAS}$ hold time referred $\overline{OE}$        | $t_{COL}$  | 8     | —      | 10    | —      | ns   |       |
| $\overline{CAS}$ to $\overline{OE}$ setup time             | $t_{COP}$  | 5     | —      | 5     | —      | ns   |       |
| Read command hold time from $\overline{CAS}$ precharge     | $t_{RCHC}$ | 28    | —      | 35    | —      | ns   |       |
| Write pulse width during $\overline{CAS}$ precharge        | $t_{WPE}$  | 8     | —      | 10    | —      | ns   |       |
| $\overline{OE}$ precharge time                             | $t_{OEP}$  | 8     | —      | 10    | —      | ns   |       |

**EDO Page Mode Read-Modify-Write Cycle**

| Parameter  | Symbol             | 50 ns |     | 60 ns |     | Unit | Notes |
|--|--------------------|-------|-----|-------|-----|------|-------|
|  |                    | Min   | Max | Min   | Max |      |       |
| EDO page mode read- modify-write cycle time                              | $t_{\text{HPRWC}}$ | 57    | —   | 68    | —   | ns   |       |
| $\overline{\text{WE}}$ delay time from $\overline{\text{CAS}}$ precharge | $t_{\text{CPW}}$   | 45    | —   | 54    | —   | ns   | 14    |

**Refresh**

| Parameter                  | Symbol           | Max | Unit | Notes       |
|----------------------------|------------------|-----|------|-------------|
| Refresh period             | $t_{\text{REF}}$ | 64  | ms   | 4096 cycles |
| Refresh period (L-version) | $t_{\text{REF}}$ | 128 | ms   | 4096 cycles |

**Self Refresh Mode (L-version)**

| Parameter   | Symbol            | 50 ns |     | 60 ns |     | Unit          | Notes |
|---|-------------------|-------|-----|-------|-----|---------------|-------|
|   |                   | Min   | Max | Min   | Max |               |       |
| $\overline{\text{RAS}}$ pulse width (self refresh)    | $t_{\text{RASS}}$ | 100   | —   | 100   | —   | $\mu\text{s}$ | 26    |
| $\overline{\text{RAS}}$ precharge time (self refresh) | $t_{\text{RPS}}$  | 90    | —   | 110   | —   | ns            | 26    |
| $\overline{\text{CAS}}$ hold time (self refresh)      | $t_{\text{CHS}}$  | -50   | —   | -50   | —   | ns            |       |

Notes: 1. AC measurements assume  $t_T = 2$  ns.

- An initial pause of 200  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh).
- Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then the access time is controlled exclusively by  $t_{\text{CAC}}$ .
- Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
- Either  $t_{\text{OED}}$  or  $t_{\text{CDD}}$  must be satisfied.
- Either  $t_{\text{DZO}}$  or  $t_{\text{DZC}}$  must be satisfied.
- $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
- Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
- Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
- Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\geq t_{\text{RAD}} + t_{\text{AA}}$  (max).
- Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\leq t_{\text{RAD}} + t_{\text{AA}}$  (max).
- Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
- $t_{\text{OFF}}$  (max),  $t_{\text{OEZ}}$  (max),  $t_{\text{WEZ}}$  (max) and  $t_{\text{OFR}}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

---

## HB56HW465DB-5/5L/6/6L

---


14.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPW}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}(\text{min})$ ,  $t_{CWD} \geq t_{CWD}(\text{min})$ , and  $t_{AWD} \geq t_{AWD}(\text{min})$ , or  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{AWD} \geq t_{AWD}(\text{min})$  and  $t_{CPW} \geq t_{CPW}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15.  $t_{DS}$  and  $t_{DH}$  are referred to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in delayed write or read-modify-write cycles.
16.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in EDO page mode cycles.
17. Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{CPA}$ .
18. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{CC}/V_{SS}$  line noise, which causes to degrade  $V_{IH}(\text{min})/V_{IL}(\text{max})$  level.
20.  $t_{HPC}(\text{min})$  can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{RAS}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{CAS}$  cycle ( $t_{CAS} + t_{CP} + 2 t_T$ ) becomes greater than the specified  $t_{HPC}(\text{min})$  value. The value of  $\overline{CAS}$  cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
21. Data output turns off and becomes high impedance from later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$ . Hold time and turn off time are specified by the timing specifications of later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$  between  $t_{OHR}$  and  $t_{OH}$  and between  $t_{OFFR}$  and  $t_{OFF}$ .
22.  $t_{DOH}$  defines the time at which the output level go cross.  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$  of output timing reference level.
23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below.
  - a. Enter self refresh mode within 15.6  $\mu\text{s}$  after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
  - b. Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6  $\mu\text{s}$  after exiting from self refresh mode.
24. In case of entering from  $\overline{RAS}$ -only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
25. For L-version, it is available to apply each 128 ms and 31.2  $\mu\text{s}$  instead of 64 ms and 15.6  $\mu\text{s}$  at note 23.
26. At  $t_{RASS} > 100 \mu\text{s}$ , self refresh mode is activated, and not activated at  $t_{RASS} < 10 \mu\text{s}$ . It is undefined within the range of  $10 \mu\text{s} \leq t_{RASS} \leq 100 \mu\text{s}$ . For  $t_{RASS} \geq 10 \mu\text{s}$ , it is necessary to satisfy  $t_{RPS}$ .
27. XXX: H or L (H:  $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$ , L:  $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$ )  
/////: Invalid Dout  
When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .




**Notes concerning  $2\overline{\text{CAS}}$  control**

Please do not separate the  $2\overline{\text{CAS}}$ s ( $\overline{\text{CAS0}}$  and  $\overline{\text{CAS1}}$  (or  $\overline{\text{CAS2}}$ ,  $\overline{\text{CAS4}}$ ,  $\overline{\text{CAS6}}$  and  $\overline{\text{CAS3}}$ ,  $\overline{\text{CAS5}}$ ,  $\overline{\text{CAS7}}$ )) operation timing intentionally. However skew between  $2\overline{\text{CAS}}$ s are allowed under the following conditions.

1. Each of the  $2\overline{\text{CAS}}$ s should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed: such as following.



3. Closely separated upper/lower byte control is not allowed. However when the condition ( $t_{\text{CP}} \leq t_{\text{UL}}$ ) is satisfied, EDO page mode can be performed.




4. Byte control operation by remaining  $\overline{\text{CAS0}}$  ( $\overline{\text{CAS2}}$ ,  $\overline{\text{CAS4}}$ ,  $\overline{\text{CAS6}}$ ) or  $\overline{\text{CAS1}}$  ( $\overline{\text{CAS3}}$ ,  $\overline{\text{CAS5}}$ ,  $\overline{\text{CAS7}}$ ) high is guaranteed.


# HB56HW465DB-5/5L/6/6L

## Timing Waveforms\*27

### Read Cycle




Early Write Cycle




# HB56HW465DB-5/5L/6/6L

## Delayed Write Cycle\*18




Read-Modify-Write Cycle\*18




# HB56HW465DB-5/5L/6/6L

## $\overline{\text{RAS}}$ -Only Refresh Cycle




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle



# HB56HW465DB-5/5L/6/6L

## Hidden Refresh









# HB56HW465DB-5/5L/6/6L

## EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle\*18



# HB56HW465DB-5/5L/6/6L


## EDO Page Mode Read-Modify-Write Cycle<sup>\*18</sup>






# HB56HW465DB-5/5L/6/6L

## EDO Page Mode Mix Cycle (2) \*20




**Self Refresh Mode Cycle(L-version)\* 23, 24, 25, 26**



# HB56HW465DB-5/5L/6/6L

## Physical Outline

### HB56HW465DB Series





## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

---

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi Semiconductor  
(America) Inc.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1897  
U S A  
Tel: 800-285-1601  
Fax: 303-297-0447

Hitachi Europe GmbH  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30-00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 01628-585000  
Fax: 01628-585160

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 049318  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

---

## HB56HW465DB-5/5L/6/6L

---

### Revision Record

| Rev. | Date          | Contents of Modification   | Drawn by | Approved by |
|------|---------------|--|----------|-------------|
| 0.0  | Nov. 10, 1997 | Initial issue<br>(referred to HM5164165/HM5165165 Series Rev. 0.1)   | Y.Saitou | K.Tsuneda   |
| 1.0  | May. 15, 1998 | Deletion of Preliminary<br>(referred to HM5164165/HM5165165 Series Rev. 0.1)<br>Block Diagram<br>correct errors<br>Refresh Cycle<br>$t_{WRH}$ min: 10/10 ns to 8/10 ns<br>Serial PD<br>correct errors: No.85 |          |             |

---