

# **FireLink USB**

82C862 Dual Controller Quad Port USB

# Preliminary Data Book CONFIDENTIAL

912-2000-030 Revision 1.0

#### Copyright

Copyright © 1999 OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, manual, or otherwise, without the prior written permission of OPTi Inc., 1440 McCarthy Blvd. Milpitas, CA 95035.

#### Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

#### Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

#### **OPTi Inc.**

1440 McCarthy Blvd. Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com



# TABLE OF CONTENTS

1.0	FEATURES	1
2.0	OVERVIEW	1
3.0	SIGNAL DEFINITIONS	3
	1.1 Terminology/Nomenclature Conventions	
3.2	NUMERICAL PIN CROSS-REFERENCE LIST	
3.3	SIGNAL DESCRIPTIONS	
3.	3.1 Clock and Reset Interface Signals	6
3.	3.2 PCI Bus Interface Signals	
3.	3.3 USB Interface Signals	8
3.	3.4 Host Controller shared signals: PME#, SMI#, REQ#, GNT#	
-	3.5 Legacy and Interrupt Interface Signals	9
-	3.6 Power and Ground Pins	
3.	3.7 Strap Options	11
4.0	FUNCTIONAL DESCRIPTION	
4.1	Universal Serial Bus (USB)	
4.2	PCI CONTROLLER	
4.3	CLOCK GENERATION	
4.4	Power Management Features	15
4.	4.1 Putting FireLink into USBSuspend State	15
4.	4.2 Powering Down the USB I/O Cells	15
4.	4.3 Stopping the 48MHz USB Clock	15
4.	4.4 Using CLKRUN#	
	4.5 Stopping the Internal PCI Clocks	16
	4.6 Power Control Modes	
4.5	HOST CONTROLLER	
	5.1 Legacy Support	20
	5.2 Intercept Port 60h and 64h Accesses	20
4.6	GENERAL PURPOSE PINS	21
5.0	REGISTER DESCRIPTIONS	23
5.1	PCICFG REGISTER SPACE	23
5.	1.1 Programming Differences from 82C861 Component	23
	1.2 PCICFG 00h-FFh	24
5.2	HOST CONTROLLER REGISTER SPACE	
	2.1 MEMOFST 00h-5Ch	
-	2.2 Legacy Support Registers	
5.	2.3 MEMOFST 100h-1Fh (Legacy Support Registers)	
6.0	ELECTRICAL RATINGS	
6.1	Absolute Maximum Ratings	
6.2	DC CHARACTERISTICS:	
6.3	AC CHARACTERISTICS (PRELIMINARY)	42
	3.1 PCI Bus AC Timings	
-	3.2 USB AC Timings: Full Speed Source	
	3.3 USB AC Timings: Low Speed Source	
7.0	MECHANICAL PACKAGE OUTLINES	
• •	NAND TREE TEST MODE	47
8.0		47





# 1.0 Features

- Compliant with USB rev. 1.1 specification
- Fully compatible with USB OHCI specification
- Two independent host controllers, two ports each, making FireLink USB a multi-function PCI device
- · Second host controller can be disabled if not used
- Clock input can be derived from either a 12MHz crystal or a 48MHz oscillator
- · Clocks can be turned off when not in use to save power
- Core operates at 3.3V; PCI inputs are 5V-tolerant
- Incorporates PCI Power Management, supporting very low power standby modes

- Implements CLKRUN# pin to support hardwareenforced power-down
- Packaged as 100-pin LQFP (Low-profile Quad Flat Pack)
- Supported by Windows 98, Windows 2000, and Windows CE

# 2.0 Overview

This document describes the OPTi FireLink USB (82C862) controller.

This PCI-to-USB bridge is unique in that it consists of two independent dual-port controllers, each sharing only the common PCI bus connection. This arrangement allows for a total Universal Serial Bus bandwidth of 24Mb/s, divided into 12Mb/s for each pair of ports.

Figure 1 provides a block diagram of the overall functionality of the chip.



#### Figure 1. 82C862 FireLink USB Block Diagram





# 3.0 Signal Definitions

## 3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used extensively. This is done to avoid confusion when working with a mixture of active low and active high signals. The term assert, or assertion indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation indicates that a signal is inactive.

The tables in this section use several common abbreviations. Table 1 lists the mnemonics and their meanings. Note that TTL/CMOS/Schmitt-trigger levels pertain to inputs only. Outputs are driven at CMOS levels.

Mnemonic	Description
Analog	Analog-level compatible
CMOS	CMOS-level compatible
Dcdr	Decoder
Diff	Differential signal pair
Ext	External
G	Ground
1	Input
Int	Internal
I/O	Input/Output
Mux	Multiplexer
NIC	No Internal Connection
0	Output
OD	Open drain
Р	Power
PD	Pull-down resistor
PU	Pull-up resistor
S	Schmitt-trigger
S/T/S	Sustain Tristate
TTL	TTL-level compatible

Table 1. Signal Definitions Legend

Figure 2. LQFP Pin Diagram (Note)

**Note:** Figure 3-1 shows a pin diagram of the 82C862 packaged in an LQFP (Low-profile Quad Flat Pack, square). Refer to Section 6.0, "Mechanical Package Outlines" for details regarding packaging.





## 3.2 Numerical Pin Cross-Reference List

Pin No.	Signal Name	Power Plane
1	INTA#	VCC
2	AD2	
3	AD1	
4	AD0	
5	GND	
6	X1/CLK48	
7	VCC	
8	X2	
9	AGND_PLL	AVCC_PLL
10	AVCC_PLL	
11	DGND_USB	DVCC_USB
12	AGND_USB	AVCC_USB
13	D1+	
14	D1-	
15	D2+	
16	D2-	
17	AVCC_USB	
18	DVCC_USB	DVCC_USB
19	RESET#	VCC
20	GND	
21	TEST0	
22	VCC	
23	PWRFLT2	
24	PWRON2	
25	TEST1	
26	DVCC_USB	DVCC_USB
27	AVCC_USB	AVCC_USB
28	D4-	
29	D4+	
30	D3-	
31	D3+	
32	AGND_USB	
33	DGND_USB	DVCC_USB
34	PCICLK	VCC

Pin No.	Signal Name	Power Plane
35	GNT#	VCC
36	REQ#	
37	AD31	
38	AD30	
39	AD29	
40	GND	
41	VCC	
42	AD28	
43	AD27	
44	AD26	
45	AD25	
46	CLKRUN#	
47	GND	
48	AD24	
49	C/BE3#	
50	IDSEL	
51	AD23	
52	AD22	
53	PWRON1#	
54	PWRFLT1#	
55	AD21	
56	AD20	
57	AD19	
58	AD18	
59	GND	
60	VCC	
61	AD17	
62	AD16	
63	C/BE2#	
64	FRAME#	
65	VCC	
66	GND	
67	IRDY#	
68	TRDY#	

Pin No.	Signal Name	Power Plane
69	DEVSEL#	VCC
70	STOP#	VCC
71	PERR#	
72	PME#	
73	PWRON3#	
74	PWRFLT3#	
75	SERR#	
76	PAR	
77	C/BE1#	
78	AD15	
79	AD14	
80	GND	
81	VCC	
82	AD13	
83	AD12	
84	AD11	
85	GND	
86	AD10	
87	AD9	
88	AD8	
89	C/BE0#	
90	PWRON4#	
91	PWRFLT4#	
92	VCC	
93	AD7	
94	AD6	
95	AD5	-
96	GND	
97	SMI#	
98	INTB#	
99	AD4	
100	AD3	



## 3.3 Signal Descriptions

Signal Name	Pin No.	Pin Type	Signal Description
PCICLK	34	I	<b>PCI Clock:</b> This input provides timing for all cycles on the host PCI bus; normally 33MHz. All other PCI signals are sampled on the rising edge of PCLK (timing parameters refer to this edge).
X1/CLK48 X2	6 8	I O	<b>USB Clock:</b> The CLK48 input provides timing for USB data signals; this clock must be 48MHz for proper USB operation. As an option, a 12MHz crystal can be connected across X1 and X2, in which case an internal PLL will develop the 48MHz signal. Refer to the TEST0-TEST1 strap options for selecting the mode of operation.
RESET#	19	0	<b>Reset:</b> If RESET# is asserted for a minimum of 1µs while PCICLK is stable at 33MHz, it causes the 82C862 to enter its default state (all registers are set to their default values).
			AD[31:0], C/BE[3:0]#, and PAR are always driven low by the 82C862 synchronously from the leading edge of RESET# and are always tristated from the trailing edge of RESET#. FRAME#, IRDY#, TRDY#, STOP#, and DEVSEL# are tristated from the leading edge of RESET# and remain so until driven as either a master or slave by the 82C862. RESET# may be asynchronous to PCICLK when asserted or negated, however, negation must occur with a clean, bounce-free edge.

### 3.3.1 Clock and Reset Interface Signals

## 3.3.2 PCI Bus Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
AD[31:0]	37:39, 42:45, 49, 51, 55:58, 61:62, 78:79, 82:84, 86:88, 93:95, 99:100, 2:1	I/O	Address and Data Lines 31 through 0: This bus carries the address and/or data during a PCI bus cycle. A PCI bus cycle has two phases - an address phase which is followed by one or more data phases. During the initial clock of the bus cycle, the AD bus contains a 32-bit physical byte address. AD[7:0] is the least significant byte (LSB) and AD[31:24] is the most significant byte (MBS). After the first clock of the cycle, the AD bus contains data. When the 82C862 is the target, AD[31:0] are inputs during the address phase. For the data phase(s) that follow, the 82C862 may supply data on AD[31:0] in the case of a read or accept data in the case of a write. When the 82C862 is the master, it drives a valid address on AD[31:2] during the address phase, and drives write or accepts read data on AD[31:0] during the data phase. As a master, the 82C862 always drives AD[1:0] low.
C/BE[3:0]#	49, 63, 77, 89	I/O	<b>Bus Command and Byte Enables 3 through 0:</b> These signals provide the command type information during the address phase and carry the byte enable information during the data phase. C/BE0# corresponds to byte 0, C/BE1# to byte 1, C/BE2# to byte 2, and C/BE3# to byte 3. If the 82C862 is the initiator of a PCI bus cycle, it drives C/BE[3:0]#. When it is the target, it samples C/BE[3:0]#.



PAR	76	0	<b>Even Parity:</b> The 82C862 calculates PAR for both the address and data phases of PCI cycles. PAR is valid one PCI clock after the associated address or data phase, but may or may not be valid for subsequent clocks. It is calculated based on 36 bits - AD[31:0] plus C/BE[3:0]#. "Even" parity means that the sum of the 36 bit values plus PAR is always an even number, even if one or more bits of C/BE[3:0]# indicate invalid data.
FRAME#	64	I/O (s/t/s)	<b>Cycle Frame:</b> This signal is driven by the current PCI bus master to indicate the beginning and duration of an access. The master asserts FRAME# at the beginning of a bus cycle, sustains the assertion during data transfers, and then negates FRAME# in the final data phase.
			FRAME# is an input when the 82C862 is the target and an output when it is the initiator.
			FRAME# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or slave by the 82C862.
IRDY#	67	I/O (s/t/s)	<b>Initiator Ready:</b> IRDY#, along with TRDY#, indicates whether the 82C862 is able to complete the current data phase of the cycle. IRDY# and TRDY# are both asserted when a data phase is completed.
			During a write, the 82C862 asserts IRDY# to indicate that it has valid data on AD[31:0]. During a read, the 82C862 asserts IRDY# to indicate that it is prepared to accept data.
			IRDY# is an input when the 82C862 is a target and an output when it is the initiator.
			IRDY# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or a slave by the 82C862.
TRDY#	68	I/O (s/t/s)	<b>Target Ready:</b> TRDY#, along with IRDY#, indicates whether the 82C862 is able to complete the current data phase of the cycle. TRDY# and IRDY# are both asserted when a data phase is completed.
			When the 82C862 is acting as the target during read and write cycles, it performs in the following manner:
			1. During a read, the 82C862 asserts TRDY# to indicate that it has placed valid data on AD[31:0].
			2. During a write, the 82C862 asserts TRDY# to indicate that is prepared to accept data.
			TRDY# is an input when the 82C862 is the initiator and an output when it is the target.
			TRDY# is tristated from the leading edge of RESET# and remains so until driven as either a master or a slave by the 82C862.
STOP#	70	I/O (s/t/s)	<b>Stop:</b> STOP# is an output when the 82C862 is the target and an input when it is the initiator. As the target, the 82C862 asserts STOP# to request that the master stop the current cycle. As the master, the assertion of STOP# by a target forces the 82C862 to stop the current cycle.
			STOP# is tristated from the leading edge of RESET# and remains so until driven by the 82C862 acting as a slave.



DEVSEL#	69	I/O (s/t/s)	<b>Device Select:</b> The 82C862 claims a PCI cycle via positive decoding by asserting DEVSEL#. As an output, the 82C862 drives DEVSEL# for two different reasons:
			1. If the 82C862 samples IDSEL active in configuration cycles, DEVSEL# is asserted.
			2. When the 82C862 decodes an internal address or when it subtractively decodes a cycle, DEVSEL# is asserted
			When DEVSEL# is an input, it indicates the target response to an 82C862 master-initiated cycle. DEVSEL# is tristated from the leading edge of RESET# and remains so until driven by the 82C862 acting as a slave.
IDSEL	50	I	<b>Initialization Device Select:</b> This signal is the "chip select" during configuration read and write cycles. IDSEL is sampled by the 82C862 during the address phase of a cycle. If IDSEL is found to be active and the bus command is a configuration read or write, the 82C862 claims the cycle with DEVSEL#.
PERR#	71	I/O	<b>Parity Error:</b> The 82C862 uses this line to report data parity errors during any PCI cycle except a Special Cycle.
SERR#	75	I	<b>System Error:</b> The 82C862 uses this line to report address parity errors and data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.
REQ#	36	0	<b>Bus Request:</b> REQ# is asserted by the 82C862 to request ownership of the PCI bus.
GNT#	35	I	<b>Bus Grant:</b> GNT# is sampled by the 82C862 for an active low assertion, which indicates that it has been granted use of the PCI bus.
CLKRUN#	46	I/O	<b>Clock Run:</b> The CLKRUN# function is available on this pin and can be used to reduce chip power consumption during idle periods. It is an I/O sustained tristate signal and follows the PCI 2.1 defined protocol.
GPIO2			<b>General Purpose I/O pin 2:</b> These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.

## 3.3.3 USB Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
D1+/D1-	13/14	diff	USB Port 1 Differential Data Pair: This pair comes from the first controller.
D2+/D2-	15/16	diff	USB Port 2 Differential Data Pair: This pair comes from the first controller.
D3+/D3-	28/29	diff	USB Port 3 Differential Data Pair: This pair comes from the second controller.
D4+/D4-	30/31	diff	USB Port 4 Differential Data Pair: This pair comes from the second controller.
PWRON1# PWRON2# PWRON3# PWRON4#	53 24 73 90	0	<b>Power On Lines 1, 2, 3 and 4:</b> These outputs are used to switch port VCC for the respective USB port. The controlled VCC is used only by the device connected to the port, and is not used by the 82C862 controller.
PWRFLT1# PWRFLT2# PWRFLT3# PWRFLT4#	54 23 74 91	I	<b>Power Fault Lines 1, 2, 3 and 4:</b> These inputs indicate that an over-current fault has occurred on the respective USB port. Their polarity can be both strap- and software-controlled: Refer to the Strap Options section for details.



912-2000-030 Revision: 1.0

#### 3.3.4 Host Controller shared signals: PME#, SMI#, REQ#, GNT#

Several other signals are shared by both host controllers in addition to the bused PCI signals. The shared signals are all active low. The diagram below best explains the internal connections of the 82C862 device.



#### 3.3.5 Legacy and Interrupt Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
SMI#	97	0	<b>System Management Interrupt:</b> This signal is used to request a System Management Mode (SMM) interrupt. It can be connected to a spare EPMI pin on the host chipset.
GPIO4			<b>General Purpose I/O pin 4:</b> These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.
PME#	72	special	<b>Power Management Event:</b> This signal is used to wake up the system from a PCI Power Management (PCI/PM) power saving mode. This pin is normally tristated and is driven low when active.
			<b>Note:</b> When unpowered, the PME# driver output circuit will not be damaged if PME# is powered from another source. Moreover, once power is removed from the chip, this pin does not present a current path to ground.
GPIO3			<b>General Purpose I/O pin 3:</b> These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.
INTA#	1	0	PCI Interrupt A: This signal can be connected to a PCI interrupt line.
TEST0	21	I/O	<b>TEST Pin 0:</b> This pin is sampled by the chip at reset time to put the logic into a test mode if needed. See the STRAP OPTIONS section for details.
GPIO0			<b>General Purpose I/O pin 0:</b> These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.
TEST1	25	I/O	<b>TEST Pin 1:</b> This pin is sampled by the chip at reset time to put the logic into a test mode if needed. See the STRAP OPTIONS section for details.
GPIO1			<b>General Purpose I/O pin 1:</b> These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.

## 3.3.6 Power and Ground Pins

Signal Name	Pin No.	Pin Type	Signal Description
VCC	7, 22, 41, 60, 65, 81, 92,	Р	<b>3.3V Power Connection:</b> Core voltage is always 3.3V. However, the PCI interface can be 5V as the PCI inputs are 5V-tolerant.
AVCC_PLL	10	Р	PLL Analog Power: Connect to low-noise 3.3V.
AVCC_USB	17, 27	Р	USB I/O Analog Power: Connect to low-noise 3.3V.
DVCC_USB	18, 26	Р	USB I/O Digital Power: Connect to 3.3V.
GND	20,40,47, 59,66,80, 85,96	G	Core Digital Ground: Connect to board ground.
AGND_PLL	9	G	PLL Analog Ground: Connect to same board ground as GND.
AGND_USB	12, 32	G	USB I/O Analog Ground: Connect to same board ground as GND.
DGND_USB	11, 33	G	USB I/O Digital Ground: Connect to same board ground as GND.



### 3.3.7 Strap Options

The 82C862 component offers several operating mode choices at power-up time. These choices are selected through a strap resistor that pulls the related pin either up or down to the required level. A 4.7k ohm resistor is recommended.

Pin		Mode
PWRON3#		Enable/Disable Second Host
	1	Enable Second USB Host Controller (Function 1) [DEFAULT]
	0	Disable Second USB Host Controller. All clocks going to the logic for the second host are stopped to reduce power consumption.
TEST0	TEST1	Mode Operation
0	0	PLL Operational Mode using 12 MHz crystal on X1 and X2 [DEFAULT]
0	1	48 MHz clock Operation Mode. X1 connects to 48 MHz clock, X2 no-connect.
1	1	NAND Tree test mode
1	0	Tristate test mode
SI	/I#	PCI Power Management PME# function / Reference USB clock
	C	PME# becomes 48 MHz reference clock output from PLL. Used for testing PLL. Also disables PCI power management, PCICFG 06h[4] = 0.
	1	Enables PME# function and PCI power management, PCICFG 06h[4]=1. [DEFAULT]
PWR	ON2#	Global/Individual Power Control
1		Individual PWRON# and PWRFLT# for each port: [DEFAULT] HcRhDescA NoPowerSwitching=0 (MEMOFST 49h[1]) HcRhDescA PowerSwitchingMode=1 (MEMOFST 49h[0]) HcRhDescB PortPowerControlMask bit1,bit2=1,1 (MEMOFST4Eh[1,2]) HcRhDescA NoOvercurrentProtection=0 (MEMOFST 49h[4]) HcRhDescA OvercurrentProtectionMode=1 (MEMOFST 49h[3]])
0		Global PWRON# and PWRFLT# for each port: HcRhDescA NoPowerSwitching=0 (MEMOFST 49h[1]) HcRhDescA PowerSwitchingMode=0 (MEMOFST 49h[0]) HcRhDescB PortPowerControlMask bit1,bit2=0,0 (MEMOFST4Eh[1,2]) HcRhDescA NoOvercurrentProtection=0 (MEMOFST 49h[4]) HcRhDescA OvercurrentProtectionMode=0 (MEMOFST 49h[3]])

 Table 2.
 Strap Selected Options







# 4.0 Functional Description

## 4.1 Universal Serial Bus (USB)

The 82C862 controller supports a PCI-based implementation of Universal Serial Bus utilizing the OpenHCI core developed by Compaq. The logic core consists of two USB host controller modules (making the 82C862 part a multi-function PCI device), and a PCI interface controller.

Each USB host controller module contains an integrated root hub that supports two downstream USB hubs or devices. Keyboard and mouse legacy support are also included for DOS compatibility with USB devices. This legacy support operates in conjunction with the primary host controller module as described later in this document.

This document must be used along with the following public domain reference documents to get the complete functional description of the USB core implementation.

- USB Specification, Revision 1.1
- OpenHCI Specification, Revision 1.0a
- PCI Specification, Version 2.1

A functional block diagram of one of the two USB controller modules is given in Figure 4-1. The other is identical.

#### Figure 4-1 USB Functional Block Diagram



## 4.2 PCI Controller

The PCI controller interfaces the host controller to the PCI bus. As a master, the PCI controller is responsible for running cycles on the PCI bus on behalf of the host controller. As a target, the PCI controller monitors the cycles on the PCI bus and determines when to respond to these cycles. A USB host controller module is a PCI target when it decodes cycles to its internal PCI configuration registers or to its internal PCI memory mapped I/O registers. The PCI controller asserts DEVSEL# in medium decode timing to claim a PCI transaction.

Since two PCI-interfaced USB controller modules reside on-chip, the logic includes an internal arbiter to select between the two modules when one or both make a bus mastering request.

The PCI configuration space of the primary USB host controller module is accessed as Device #X, Function #0, where Device #X depends on which AD line is connected to the IDSEL input. For the secondary USB host controller module, PCI configuration register space is accessed as Function #1 instead. PCI configuration space is hereafter referred to as PCICFG.

Table 3 gives a register map of the PCICFG register space (duplicated for each of the two functions). Refer to Section 5.1, "PCICFG Register Space" for detailed bit information.

PCICFG	R/W	Register Name
00h-01h	RO	Vendor ID
02h-03h	RO	Device ID
04h-05h	R/W	Command
06h-07h	R/W	Status
08h	RO	Revision ID
09h-0Bh	RO	Class Code
0Ch	R/W	Cache Line Size
0Dh	R/W	Master Latency Timer
0Eh	RO	Header Type
0Fh		Reserved
10h-13h	R/W	Base Address Register 0
14h-2Bh		Reserved
2Ch-2Dh	RO	Subsystem Vendor
2Eh-2Fh	RO	Subsystem ID
30h-3Bh		Reserved
3Ch	R/W	Interrupt Line
3Dh	R/W	Interrupt Pin
3Eh	R/W	Minimum Grant

Table 3.	PCI Controller Register	Мар
----------	-------------------------	-----

PCICFG	R/W	Register Name
3Fh	R/W	Maximum Latency
40h-45h		Reserved for factory test
46h-4Bh		Reserved
4Ch	R/W	Interrupt Pin Selection
4Dh	R/W	Miscellaneous Control
4Eh-4Fh		Reserved
50h	R/W	PCI Host Feature Control
51h		Reserved
52h	R/W	Strap Option Override
53h	R/W	GPIO Select
54h	R/W	GPIO Output Enable
55h	R/W	GPIO Data
56h-7Bh		Reserved
7Ch-7Fh	R/W	Subsystem ID Restore
80h-EFh		Reserved
F0h-F5h	R/W	PCI Power Management
F6h-FFh		Reserved



### 4.3 Clock Generation

The USB core requires an accurate 48MHz internal clock for proper operation. This clock can be obtained either by connecting an external 48MHz oscillator, or by connecting a 12MHz crystal.

To use the external 48MHz clock, connect the clock source to the X1 pin and strap TEST1 high. The X2 pin is not used in this configuration and must be left floating. This clock must be accurate to +/- 0.2%, or 2000ppm.

To use a 12MHz crystal, connect it to the X1 and X2 pins and strap TEST1 low. An internal PLL develops the required 48MHz clock. This PLL can be powered down when not in use through the PCI Power Management registers. Since the 12MHz clock generated is used to develop 48MHz internally, its accuracy must be within +/- 0.05%, or 500ppm.

#### 4.4 Power Management Features

FireLink USB 82C862 implements new power management features which can reduce the overall power consumed in mobile USB applications. Key features are as follows.

The OS can put each USB controller module individually into USBSuspend state.

Once in USBSuspend state, the BIOS can turn off the USB I/O cells on each port for further power savings.

The external PCI clock can be stopped if system hardware is designed to use the CLKRUN# pin from the 82C862 chip, which can also be used to awaken the system.

The external 48MHz USB clock can also be stopped along with the PCICLK when the system will be put into a Standby mode.

USB clocks to each of the internal modules can be stopped independently through the PCI power management registers.

Each of these features is described in the sections below.

#### 4.4.1 Putting FireLink into USBSuspend State

Before a host system goes into a suspend state, the operating system should put the OHCI USB controller into USBSuspend mode by writing to register MEMOFST 04h[7:6] = 11.

#### 4.4.2 Powering Down the USB I/O Cells

Once in USBSuspend state, the USB I/O cells can be disabled to reduce power by setting PCICFG 50h[1:0] = 11. If this feature is used, the I/O cells should be disabled by the BIOS before going into system-level Suspend, and re-enabled by the BIOS before giving control back to the operating system.

#### 4.4.3 Stopping the 48MHz USB Clock

After the controller is put into USBS uspend state, still another step can be taken to further reduce power consumption: stop the 48MHz USB clock. If this route is taken, the USB clock must be stopped and started in a glitch free manner. The usual means of effecting this control would be through software control of the system clock generator circuit.

Once the USB clock is stopped, the system can be awakened by using PME#, which will be asserted on a USB wake up event (resume signalling, connect, disconnect). This system event should be designed to restart the 48MHz clock to the USB controller.

#### 4.4.4 Using CLKRUN#

The CLKRUN# pin is always operational in the 82C862 part; no enabling is required. The PCI Mobile Design Guide, available from the PCISIG, describes the operation of CLKRUN# in detail. Briefly, connected devices monitor this pin to see if it goes high, indicating that the host wants to stop the system PCICLKs. If the line goes high, connected devices are allowed to momentarily drive the pin low. The host will then take over driving this pin low until it wants to try again to stop the clocks.

The host system uses CLKRUN# to determine whether or not the 82C862 USB controller requires a PCI clock by releasing CLKRUN#, which is always pulled high with a resistor. The USB controller power management logic will drive this pin low again as required by the CLKRUN# specification if the controller is using the clock, i.e. whenever a USB device is attached. If the controller does not drive the clock low, the system is free to slow or stop the PCI clock.



#### 4.4.5 Stopping the Internal USB Clocks

The 82C862 device is equipped with PCI Power Management registers. When either function is set to D3hot mode, its internal USB clock is switched off to effect a significant reduction in power consumption. Returning the system to D0 will restart the internal USB clock.

#### 4.4.6 Power Control Modes

The 82C862 pinout includes the following signals for controlling and monitoring USB power for the respective USB port:

- PWRON1-4# are active-low outputs to turn USB power on.
- PWRFLT1-4# are active-low inputs to detect over current.

At design time, it must be decided whether these control and monitoring signals will be used independently on a per-port basis (ideal situation), or paired together (for lower component cost). Consequently, the chip can strap into one of two power control modes:

- Individual PWRON# and PWRFLT# entered when PWRON2# is sensed high at reset
- Global PWRON# and PWRFLT# entered when PWRON2# is sensed low at reset.

The 82C862 part supports two modes for turning on power to the respective USB ports: Global and Individual (per-port). This logic is contained in the Root Hub partition of each USB controller module, and consists of a portion for the Root Hub itself as well as portions for each individual port. The operation of Global and Individual power switching is explained below.

**Global Power Switching** is the mode that is supported in the original 82C861 design. In this mode either PWRON1# or PWRON2# can be used to turn on power for both ports on USB Host 1, and either PWRON3# or PWRON4# can be used to turn on power for both ports USB Host 2. When supporting this mode the following registers are of significance:

Register	Field	Value or Function
HcRhDescriptorA	NoPowerSwitching MEMOFST 49h[1]	0: Ports are power switched
HcRhDescriptorA	PowerSwitchingMode MEMOFST 49h[0]	0: All ports are powered at the same time
HcRhDescriptorB	PortPowerControlMask MEMOFST 4Eh[2:1]	Not Used
HcRhStatus	ClearGlobalPower (write) MEMOFST 50h[0]	This bit is written to '1' to turn OFF power to all ports.
HcRhStatus	SetGlobalPower (write) MEMOFST 52h[0]	This bit is written to '1' to turn ON power to all ports.
HcRhPort1Status HcRhPort2Status	PortPowerStatus (read) MEMOFST 55h[0] port 1 MEMOFST 59h[0] port 2	0=port power is off 1=port power is on Only Set/ClearGlobalPower controls this bit



**Individual Power Switching** is the mode in which the power to the USB ports can be controlled individually by using the Port Status registers for each port, or can also be controlled globally depending on the value in the PowerControlMask register. When strapping into this mode, the PowerControlMask registers will be set. All four signals, PWRON1#, PWRON2#, PWRON3#, and PWRON4# will be used to turn on the respective USB ports power and will be independently controlled. When supporting this mode the following registers are of significance:

Register	Field	Value or Function
HcRhDescriptorA	NoPowerSwitching MEMOFST 49h[1]	0: Ports are power switched
HcRhDescriptorA	PowerSwitchingMode MEMOFST 49h[0]	1: Each port is powered individually. This mode allows the port to be either global or individual controlled depending on value in PortPowerControlMask.
HcRhDescriptorB	PortPowerControlMask MEMOFST 4Eh[2:1]	This register determines if the ports power is controlled individually by the Port Status register, or globally by the Root Hub Status register. 0=port uses global Set/ClearGlobalPower 1=port uses per-port Set/ClearPortPower
HcRhStatus	ClearGlobalPower (write) MEMOFST 50h[0]	This bit is written to '1' to turn off power to ports whose PortPowerControlMask=0.
HcRhStatus	SetGlobalPower (write) MEMOFST 52h[0]	This bit is written to '1' to turn on power to ports whose PortPowerControlMask=0.
HcRhPort1Status HcRhPort2Status	PortPowerStatus (read) MEMOFST 55h[0] port 1 MEMOFST 59h[0] port 2	0=port power is off 1=port power is on If per-port switching is enabled for this port, then only Set/ClearPortPower affect this bit. If global mode is enabled, then Set/ClearGlobalPower control this bit.
HcRhPort1Status HcRhPort2Status	SetPortPower (write) MEMOFST 55h[0] port 1 MEMOFST 59h[0] port 2	1: sets PortPowerStatus Only valid if port is enabled for per-port switching.
HcRhPort1Status HcRhPort2Status	ClearPortPower (write) MEMOFST 55h[1] port 1 MEMOFST 59h[1] port 2	1: clear PortPowerStatus Only valid if port is enabled for per-port switching.



The 82C862 logic also supports both Global and per-port overcurrent detection as follows.

**Global overcurrent mode** – either PWRFLT1# or PWRFLT2# can be used to detect an overcurrent condition on any port on USB Host 1, and either PWRFLT3# or PWRFLT4# can be used to detect an overcurrent condition on any port on USB Host 2. For example, if PWRFLT1# is asserted, it means an overcurrent condition exists on USB Host 1, resulting in power shutoff for both ports on USB Host 1, and setting of the appropriate global overcurrent indicator bits.

Register	Field	Value or Function	
HcRhDescriptorA	HcRhDescriptorA NoOvercurrentProtection MEMOFST 49h[4]		
HcRhDescriptorA OverCurrentProtectionMode MEMOFST 49h[3]		0: Global - Over-current reported collectively for all ports	
HcRhStatus	OverCurrentIndicator MEMOFST 50h[1]	1: Global over-current exists 0: power operations normal	
HcRhStatus	OverCurrentIndicatorChange MEMOFST 52h[1]	Set by hardware when OverCurrentIndicator bit changes. Write a '1' to clear this bit.	
HcRhPort1Status HcRhPort2Status	PortOverCurrentIndicator MEMOFST 54h[3] port 1 MEMOFST 58h[3] port 2	Not used, set to '0' for global over- current.	
HcRhPort1Status HcRhPort2Status	PortOverCurrentIndicatorChange MEMOFST 56h[3] port 1 MEMOFST 5Ah[3] port 2	Not used, set to '0' for global over- current.	

**Per-Port overcurrent mode** – PWRFLT1 #, PWRFLT2#, PWRFLT3#, and PWRFLT4# are all used to monitor each port individually. If an overcurrent condition exists on one port, power is only shut off to that port.

Register	Field	Value or Function
HcRhDescriptorA	HcRhDescriptorA NoOvercurrentProtection MEMOFST 49h[4]	
HcRhDescriptorA	OverCurrentProtectionMode MEMOFST 49h[3]	1: Over-current is reported on a per- port basis
HcRhStatus	OverCurrentIndicator MEMOFST 50h[1]	Not used, always '0' for per-port over-current mode.
HcRhStatus	OverCurrentIndicatorChange MEMOFST 52h[1]	Not used, always '0' for per-port over-current mode.
HcRhPort1Status HcRhPort2Status	PortOverCurrentIndicator MEMOFST 54h[3] port 1 MEMOFST 58h[3] port 2	0: no over-current condition 1: over-current condition exists
HcRhPort1Status HcRhPort2Status	PortOverCurrentIndicatorChange MEMOFST 56h[3] port 1 MEMOFST 5Ah[3] port 2	Set by hardware when PortOverCurrentIndicator bit changes. Write a '1' to clear this bit.



## 4.5 Host Controller

This block is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. Table 4-2 gives a register map for the MEMOFST register space. Refer to Section 5.2, "Host Controller Register Space" for detailed bit information.

MEMOFST	R/W	Register Name
00h-03h	RO	HcRevision
04h-07h	R/W	HcControl
08h-0Bh	R/W	HcCommandStatus
0Ch-0Fh	R/W	HcInterruptStatus
10h-13h	R/W	HcInterrupt Enable
14h-17h	R/W	HcInterrupt Disable
18h-1Bh	R/W	HcHCCA
1Ch-1Fh	R/W	HcPeriodCurrentED
20h-23h	R/W	HcControlHeadED
24h-27h	R/W	HcControlCurrentED
28h-2Bh	R/W	HcBulkHeadED
2Ch-2Fh	R/W	HcBulkCurrentED
30h-33h	R/W	HcDoneHead
34h-37h	R/W	HcFmInterval
38h-3Bh	R/W	HcFrameRemaining
3Ch-3Fh	R/W	HcFmNumber
40h-43h	R/W	HcPeriodicStart
44h-47h	R/W	HcLSThreshold
48h-4Bh	R/W	HcRhDescriptorA
4Ch-4Fh	R/W	HcRhDescriptorB
50h-53h	R/W	HcRhStatus
54h-57h	R/W	HcRhPort1Status
58h-5Bh	R/W	HcRhPort2Status

 Table 4.
 Host Controller Register Map



#### 4.5.1 Legacy Support

Four registers are provided for legacy support:

- 1. HceControl
- -- Used to enable and control the emulation hardware and report various status information.
- 2. HceInput
- -- Emulation side of the legacy Input Buffer register.
- 3. HceOutput
- -- Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- 4. HceStatus
- -- Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. Table 4-3 shows a register map of these registers. Refer to Section 5.2.2, "Legacy Support Registers" for detailed bit information.

 Table 5.
 Legacy Support Register Map

 MEMOEST
 R/W

 Register Name

MEMOFST	R/W	Register Name
100h-103h	R/W	HceControl
104h-107h	R/W	HceInput
108h-10Bh	R/W	HceOutput
10Ch-10Fh	R/W	HceStatus

#### 4.5.2 Intercept Port 60h and 64h Accesses

The HceStatus, HceInput, and HceOutput registers are accessible at I/O Ports 60h and 64h when emulation is enabled. Reads and writes to these registers using the I/O Ports do have some side effects as shown in Table 4-4. However, accessing these registers directly through their memory address produces no side effects.

When emulation is enabled, I/O accesses of Ports 60h and 64h must be handled by the Host Controller (HC). The HC must be positioned in the system so that it can do a positive decode of accesses to Ports 60h and 64h on the PCI bus. If a keyboard controller is present in the system, it must either use subtractive decode or have provisions to disable its decode of Ports 60h and 64h. If the legacy keyboard controller uses positive decode and is turned off during emulation, it must be possible for the emulation code to quickly re-enable and disable the legacy keyboard controller Port 60h and 64h decode. This is necessary to support a mixed operating environment.

Table 6. Emulated Registers and Side Effects

Register Contents Accessed/Modified	Side Effect
HceOutput	A read from Port 60h will set the Output Full bit (MEMOFST 10Ch[0]) to 0.
HceInput	<ul> <li>A write to Port 60h will set the Input Full bit (MEMOFST 10Ch[1]) to 1 and the Cmd Data bit (MEMOFST 10Ch[3]) to 0.</li> </ul>
	<ul> <li>A write to Port 64h will set the: Input Full bit (MEMOFST 10Ch[1]) to 0 and the Cmd Data bit (MEMOFST 10Ch[3]) to 1.</li> </ul>
HceStatus	A read from Port 64h returns the current value of the HceStatus register.



### 4.6 General Purpose Pins

The strap pins TEST0, TEST1, CLKRUN#, PME#, and SMI# are multifunction pins that offer general purpose I/O (GPIO) functionality.

At reset time these pins are always input pins. After being sampled at reset to determine strap selections for the chip logic, these pins can be programmatically selected to be GPIO signals. TEST0 and TEST1 are automatically available as GPIO pins after reset is de-asserted, since they have no other assigned functions. The other pins must be specifically enabled for GPIO if their primary function assignment is not needed. The PIO mapping is as follows.

Signal	PIO signal mapped to
TEST0	PIO0
TEST1	PIO1
CLKRUN#	PIO2
PME#	PIO3
SMI#	PIO4

Refer to PCICFG 53h, 54h, and 55h for information on selection and direction of PIO pins. Note that PIO pins can be used along with host CPU software to generate I2C interface signaling; contact OPTi for details or sample code.







# 5.0 Register Descriptions

The 82C862 has three types of register spaces:

- 1. PCI Configuration Register Space
- 2. Host Controller Register Space
- 3. I/O Register Space

The subsections that follow detail the locations and access mechanisms for the registers located within these register spaces. **Notes:** 1. All bits/registers are read/write and their default value is 0 unless otherwise specified.

2. All reserved bits/registers MUST be written to 0 unless otherwise specified.

## 5.1 PCICFG Register Space

The FireLink USB 82C862 part is a multi-function PCI device.

Function 0: Primary USB host controller module

Function 1: Secondary USB host controller module.

The two USB controller modules each have their own PCI configuration space. The configuration space of both USB controllers are similar except for the value in the Interrupt Pin register (PCICFG 3Dh) and the Interrupt Pin Selection register (PCICFG 4Ch), because the controllers are assigned different interrupt pins by default.

The configuration space of each PCI USB controller module is referred to as PCICFG. The bit formats for these registers are described in Section 5.1.2.

#### 5.1.1 Programming Differences from 82C861 Component

While the physical device part number of this chip is 82C862, the USB controller modules identify themselves as 82C861 to maintain backward software compatibility with the previous OPTi chip. Software can differentiate between the chips by reading the Revision ID of 20h in PCICFG 08h (previous revisions read back 10h or lower).

Additional revision 20h changes that relate to the programming interface are as follows.

- The 82C862 component adds PCI power management, reflected in changes in PCICFG 06h and the addition of PCICFG 34h, 4Dh, and F0-F5h.
- The 82C862 part provides a way to restore the Subsystem Vendor ID and Subsystem ID values in a single-step process, necessary for proper context restoration after the chip is powered down during OS Suspend operations. This new approach is reflected in the deletion of PCICFG 50h[3] and the addition of PCICFG 7C-7Fh.
- The specific I2C pins of the 82C861 part have been replaced by general purpose I/O pins, resulting in the deletion of PCICFG 4Eh.
- The IRQ Driveback feature is no longer supported, resulting in the deletion of PCICFG 51h and 54-57h.
- Changes to the chip pinout result in major changes to the PCICFG 52h bit definitions.
- PCICFG 4Ch has been added to allow both USB controller modules to share a single PCI interrupt.
- All bits of MEMOFST 4Bh are now read/writeable (previous chip versions allowed only bits [1:0] to be written).

## 5.1.2 PCICFG 00h-FFh

7	6	5	4	3	2	1	0
PCICFG 00h Vendor Identification Register (RO) PCICFG 01h							
PCICFG 02h Device Identification Register (RO) PCICFG 03h							
PCICFG 04h			Command R	egister - Byte 0			Default = 00h
Wait cycle control: USB core does not need to insert a wait state between address and data on the AD lines. This bit is always 0.	PERR# (response) detection enable bit: 0 = PERR# not asserted 1 = USB core can assert PERR# if it is the receiving data agent and detects a data parity error.	VGA palette snooping: This bit is always 0.	Postable memory write command: Not used when USB core is a master. This bit is always 0.	Special Cycles: USB core does not run Special Cycles on PCI. This bit is always 0.	USB core can run PCI master cycles: 0 = Disable 1 = Enable	USB core responds as a target to memory cycles. 0 = Disable 1 = Enable	USB core responds as a target to I/C cycles: 0 = Disable 1 = Enable
PCICFG 05h			Command R	egister - Byte 1			Default = 00h
		Reserved: These	e bits are always 0.			Back-to-back enable: USB core only acts as a master to a single device, so this functionality is not needed. This bit is always 0.	SERR# (response) detection enable bit: 0 = SERR# no asserted 1 = USB core asserts SERR#
PCICFG 06h			Status Reg	jister - Byte 0		<u>.</u>	Default = 90h
Fast back-to- back capability: USB core supports fast back-to-back transactions when they are not to same agent. This bit	Rese	erved	Capabilities bit (RO): 0=No PCI Power Management 1=PCI Power Management Available See note.		Res	served	



7	6	5	4	3	2	1	0			
PCICFG 07h			Status Reg	ister - Byte 1			Default = 02h			
1 whenever the USB core detects a parity error, even if PCICFG 04h[6] is disabled	SERR# status: This bit is set to 1 whenever the USB core detects a PCI address parity error. Write 1 to clear.	Received master abort status: Set to 1 when the USB core, acting as a PCI master, aborts a PCI bus memory cycle. Write 1 to clear.	Received target abort status: This bit is set to 1 when a USB core generated PCI cycle (USB core is the PCI master) is aborted by a PCI target. Write 1 to clear.	Signaled target abort status: This bit is set to 1 when the USB core signals target abort. Write 1 to clear.	DEVSEL ti Indicates DEVSE performing a pos Since DEVSEL# meet the mediun bits are encoded	itive decode. is asserted to n timing, these	Data parity reported: Set to 1 if PCICFG 04h[6] is set and the USB core detects PERR# asserted while acting as PCI master (whether PERR# was driven by USB core or not.)			
PCICFG 08h		F	Revision Identific	ation Register (R	:0)		Default = 20h			
PCICFG 09h Class Code Register (RO) PCICFG 0Ah PCICFG 0Bh							Default = 10h Default = 03h Default = 0Ch			
PCICFG 0Ch Cache Line Size Register							Default = 00h			
PCICFG 0Dh			Master Latenc	y Timer Register			Default = 00h			
PCICFG 0Eh			Header Type	Register (RO)			Default = 00h			
PCICFG 0Fh			Res	erved			Default = 00h			
This register read back th upper bytes Bits [31:0] corr Bits [0] - Indic Bits [2:1] - In Bits [3] - Indic	PCICFG 10h-13h       Base Address Register 0       Default = 00h         This register identifies the base address of a contiguous memory space in main memory. POST will write all 1s to this register, then read back the value to determine how big of a memory space is requested. After allocating the requested memory, POST will write the upper bytes with the base address.       Bits [31:0] correspond to: 10h = [7:0], 11h = [15:8], 12h = [23:16], 13h = [31:24].         Bits [0] - Indicates that the operational registers are mapped into memory space. Always = 0.       Bits [2:1] - Indicates that the base register is 32 bits wide and can be placed anywhere in 32-bit memory space. Always = 0.         Bits [31:4] - Indicates a 4K byte address range is requested, Always = 0.									
PCICFG 14h-2B	h		Res	erved			Default = 00h			
PCICFG 2Ch The Subsystem V	/endor ID register		•	<b>) Register (RO) -</b> anged through PC	•		Default = 45h			
PCICFG 2Dh		Subs	system Vendor IE	) Register (RO) -	Byte 1		Default = 10h			
PCICFG 2Eh The Subsystem II	D register is read-		-	egister (RO) Byte nrough PCICFG 7			Default = 61h			
The Subsystem ID register is read-only but its value can be changed through PCICFG 7Fh:7Eh.         PCICFG 2Fh       Subsystem ID Register (RO) Byte 1							Default = C8h			
PCICEG 2Eh	PCICFG 2Ph Subsystem D Register (RO) Byte 1 PCICFG 30h-33h Reserved									



7	6	5	4	3	2	1	0		
PCICFG 34h This register provid	des the offset into	o the PCI Configu	Capabilities Poir	nter Register (RC	))		Default = F0h		
register block. This		FG F0h	Res	erved			Default = 00h		
PCICFG 3Ch This register identi this register is use			line to which the i	nterrupt pin of this	SUSB controller m	odule is connecte	<b>Default = 00h</b> ed. The value of		
PCICFG 3Dh			Interrupt F	Pin Register		-	/ Default = 01h / Default = 02h		
This register identi the secondary USI can be changed vi	3 controller modu	ile uses INTB#, s	o this value reads						
PCICFG 3Eh				nt Register (RO) erved			Default = 00h		
PCICFG 3Fh				<b>ncy Register (RO</b> erved	)		Default = 00h		
PCICFG 40h-44h	-44h Reserved Defau These registers are for internal testing purposes. Do not write to these registers.								
PCICFG 45h				erved			Default = 00h		
		•	internal testing puerved	irposes. Do not w	rite to this register	Reserved	SIE Pipelining 0=Enable 1=Disable		
PCICFG 46h-4Bh	I		Res	erved		L	Default = 00h		
PCICFG 4Ch			Interrupt Pin Se	election Register			) Default = 00h I Default = 01h		
Reserved     USB controller       00 = PCII       01 = PCII       10 = PCII       11 = PCII							20# (INTA#) 21# (INTB#) 22# (INTC#) 23# (INTD#) selected will be		
PCICFG 4Dh			Miscellaneous	Control Register		reflected in PCIC	Default = 00h		
		Res	erved			State of Capabilities bit: 0 = Force PCICFG 06h[4] = 0 1 = Force PCICFG 06h[4] = 1	Reserved		
			Res				Default = 00h		



7	6	5	4	3	2	1	0
PCICFG 50h			PCI Host Featur	e Control Registe	er		Default = 00h
	Reserved		Reserved, formerly CLKRUN# mode control	Reserved, formerly Subsystem Vendor ID write enable control	Reserved, formerly CLKRUN# enable control	Port 2 output: 0 = Enable 1 = Disable (Controls USB I/O cells to save power)	Port 1 output: 0 = Enable 1 = Disable (Controls USB I/O cells to save power)
PCICFG 51h			Res	erved			Default = 00h
PCICFG 52h			Strap Opti	ion Override			Default = 03h
Reserved	Read/write factory test mode 0=Disable 1=Enable	TEST0 Strap Value (RO) 0 = Low 1 = High	TEST1 Strap Value (RO) 0 = Low 1 = High	PWRON3# Strap Value – Secondary Controller Mode 0 = Disable 1 = Enable	SMI# Strap Selection 0 = PME# used as 48MHz output 1 = PME# pin functional	PWRFLT Polarity: 0 = High 1 = Low	PWRON polarity: 0 = High 1 = Low
PCICFG 53h			GPIO Sele	ect Register			Default = 00h
PIO4 Direction 0=Input 1=Output	PIO3 Direction 0=Input 1=Output	PIO2 Direction 0=Input 1=Output	PIO1 Direction 0=Input 1=Output	PIO0 Direction 0=Input 1=Output	SMI# / PIO4 Select 0=SMI# (default) 1=PIO4	PME# / PIO3 Select 0=PME# (default) 1=PIO3	CLKRUN# / PIO2 Select 0=CLKRUN# (default) 1=PIO2
PCICFG 54h			GPIO Output	Enable Register			Default = 00h
	Reserved		PIO4 Buffer 0=Disable 1=Enable	PIO3 Buffer 0=Disable 1=Enable	PIO2 Buffer 0=Disable 1=Enable	PIO1 Buffer 0=Disable 1=Enable	PIO0 Buffer 0=Disable 1=Enable
These bits contro	ol buffer driving for	those GPIO pins	selected to be our	tputs.			
PCICFG 55h				ta Register	1	1	Default = 00h
For input pins the	Reserved	value presently b	PIO4 Data 0=Low 1=High eing driven onto th	PIO3 Data 0=Low 1=High ne pins; for output	PIO2 Data 0=Low 1=High pins these bits se	PIO1 Data 0=Low 1=High lect the level that y	PIO0 Data 0=Low 1=High will be driven.
PCICFG 56h-7B	Bh		Res	erved			Default = 00h
PCICFG 7Ch The register is us	sed to program the	-		Restore Register	-		Default = 45h
PCICFG 7Dh		Subsy	stem Vendor ID I	Restore Register	- Byte 1		Default = 10h
PCICFG 7Eh The register is us	sed to program the		•	tore Register - By at PCICFG 2Fh:2			Default = 61h
PCICFG 7Fh		Su	ubsystem ID Rest	tore Register - By	yte 1		Default = C8h
PCICFG 80h - E	Fh		Res	erved			Default = 00h



7	6	5	4	3	2	1	0	
PCICFG F0h			CAP_ID R	egister (RO)			Default = 01h	
This register retu	irns a value of 01h	to identify the Ca	pabilities list item	as being the PCI	Power Manageme	ent Register Block.		
PCICFG F1h			Next_Item_Pt	tr Register (RO)			Default = 00h	
This register retu	Irns a value of 00h	to indicate that th	ere are no additio	onal items in the C	apabilities list.			
PCICFG F2h			PMC Registe	er (RO) - Byte 0			Default = 01h	
Rese	Reserved     Device Specific Initialization (DSI):     Reserved     PME Clock:     Version:       0 = DSI is not required     0 = DSI is not required							
PCICFG F3h			PMC Registe	er (RO) - Byte 1			Default = 40h	
PME Support: 01000 = Th	e PCI USB contro	ller supports PMF	# generation from	D3 <sub>bot</sub>	D2 device state support:	D1 device state support:	Reserved	
			generation		0 = No	0 = No		
PCICFG F4h			PMCSR Reg	gister - Byte 0			Default = 00h	
		Rese	erved			PowerState (R/V	R/W):	
						00 = D0		
						01 = D1 (No	ot Supported)	
						10 = D2 (No	(Not Supported)	
						11 = D3hot		
						This field is used determine the cu and to set a new	rrent power state	
						Unsupported sta ignored when wr		
PCICFG F5h			PMCSR Reg	gister - Byte 1			Default = 00h	
PME Status	Data_Scale (RO)	:	Data_Select (RC	<b>)</b> ):			PME_En (R/W)	
(R/W): This bit is set when a PME event is generated. Write 1 to clear.	00 = Data registe supported	er is not	0 = PME# assertion is disabled 1 = PME# is asserted when PME					
							Status = 1	
PCICFG F6h - F	Fh		Res	erved			Default = 00h	



## 5.2 Host Controller Register Space

This register space is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. The bit formats for these registers are described in Table 5-2.

#### 5.2.1 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 00h MEMOFST 01h-	03h		HcRevision	Register (RO)		Defa	Default = 10h ault = 000001h
Bits [31:0] co - Bits [7:0] - Bits [31:8]	Revision - Indica		:8], 02h = [23:16], Specification revis		emented by hardw	are (X.Y = XYh).	
MEMOFST 04h			HcControl R	egister - Byte 0			Default = 00h
HC Function 00 = USB Reset 01 = USB Resum 10 = USB Operat 11 = USB Susper The HC may forco from USB Susper Resume after det signaling from a c	ne ional nd e a state change nd to USB recting resume	Processing of Bulk List:Processing of Control List:Disable I sochronousProcessing of Disable I sochronousProcessing of Periodic List when Periodic List is enabled:(1)Processing of Periodic List when Deriodic List is enabled:(1)Processing of Periodic List when Deriodic List is enabled:(1)ange meProcessing of Control List:0 = Disable 1 = EnableProcessing of Disochronous List when Deriodic List is enabled:(1)Processing of Periodic List when Deriodic List is enabled:(1)ange me0 = Disable 1 = No0 = Disable 1 = Enable				Control Bulk Service Ratio: Specifies the number of control endpoints serviced for every bu endpoint. Encoding is NĐ1 whe N is the number of control endpoints (i.e., 00 = 1 control endpoint; 11 = 4 control endpoints).	
			List is enabled al		point descriptors totor.	o be serviced. Wh	ile processing
MEMOFST 05h			HcControl R	egister - Byte 1			Default = 00h
		Reserved			Remote Wakeup Connected Enable: If a remote wakeup signal is supported, this bit is used to enable that operation. Since there is no remote wakeup signal supported, this bit is ignored.	Remote Wakeup Connected (RO): Indicates whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hardcoded to 0.	Interrupt Routing: 0 = Interrupts routed to normal interrupt mechanism (INTA#) 1 = Interrupts routed to SMI
MEMOFST 06h-	07h		HcControl Regi	ster - Bytes 2 & 3	3		Default = 00h
			Rese	erved			



6	5	4	3	2	1	0	
	ŀ	IcCommandStat	us Register - Byte	e 0		Default = 00h	
Request: endpoint							
,	ŀ	IcCommandStat	us Register - Byt	e 1		Default = 00h	
l	ŀ	IcCommandStat	us Register - Byt	e 2		Default = 00h	
This field in the Schedu (MEMOFS							
1	H		•	e 3		Default = 00h	
1		Helnterrupt Statu	s Register - Byte	• 0*		Default = 00h	
Root Hub Status Change: This bit is set when the content of HcRh Status (50h- 53h) or the content of any HcRhPort Status Register (54h-5Bh) has changed.	Frame Number Overflow: This bit is set when MEMOFST 3Ch[15] (Frame Number Register) changes from 0-to-1 or from 1-to-0.	Unrecoverable Error: This event is not implemented and is hardcoded to 0. All writes are ignored.	Resume Detected: This bit is set when the HC detects resume signaling on a downstream port.	Start of Frame: This bit is set when the Frame Management block signals a "Start of Frame" event.	Writeback Done Head: This bit is set after the Host Controller has written HcDoneHead to HccaDoneHead	Scheduling Overrun occurred? 0 = No 1 = Yes	
Ū	На	•	0	1&2		Default = 00h	
				3*		Default = 00h	
Ownership Change: This bit is set when the Ownership Change Request bit			<b>U J</b>			20.000 - 001	
	Rese be set by either so List for bit 1) Root Hub Status Change: This bit is set when the content of HcRh Status (50h- 53h) or the content of HcRh Status (50h- 53h) or the content of Any HcRhPort Status Register (54h-5Bh) has changed. Ownership Change: This bit is set when the Ownership Change	Reserved         Reserved         Be set by either software or the HC.         List for bit 1)         I         Reserved         Reserved<	HcCommandState         Reserved         be set by either software or the HC. It is cleared by the LList for bit 1)         HcCommandState         Reserved         HcInterrupt Statue         Number         Status (50h-         Status (50h-         Status (50h-         Status Register         (54h-5Bh) has         changed.         HcInterruptStatus I         Nernership         Change         This bit is set         when the         Ownership	HcCommandStatus Register - Byt         Reserved       Ownership Request: When set by software, this bit sets the Ownership Change bit (MEMOFST OFh[6]). Cleared by software.         be set by either software or the HC. It is cleared by the HC each time it List for bit 1)       HcCommandStatus Register - Byte Reserved         be set by either software or the HC. It is cleared by the HC each time it List for bit 1)       HcCommandStatus Register - Byte Reserved         h       HcInterrupt Status Register - Byte and is hardcoded to 0. All writes are ginaling on a hardcoded to 0. All writes are when the Ownership Change         h       HcInterruptStatus Register - Bytes - Reserved         h       HcInterruptStatus Register - Bytes - Reserved	HcCommandStatus Register - Byte 0         Reserved       Ownership Change Request: When set by software, this bit sets the Ownership Change bit (MEMOFST OFh[6]). Cleared by software or the HC. It is cleared by the HC each time it begins processing LList for bit 1)       Bulk List has an active endpoint descriptor?(1) 0 = No 1 = Yes         be set by either software or the HC. It is cleared by the HC each time it begins processing LList for bit 1)       HcCommandStatus Register - Byte 1 Reserved         h       HcCommandStatus Register - Byte 2         Reserved       Reserved         h       HcCommandStatus Register - Byte 2         Reserved       Reserved         h       HcCommandStatus Register - Byte 3 Reserved         Root Hub Status Change: This bit is set when the content of HcRh 3Ch[15] (Frame Status (50h- Status (50h- Status (50h- Rother Register) cotent of HcRh 3Ch[15] (Frame When the Content of HcRh 3Ch[15] (Frame Change: This bit is set when the Register) Change       Number Audiced to 0. Audice and is hardcoded to 0. Audice and is hardcoded to 0. Audice and is hardcoded to 0. Change: This bit is set when the content of HcRh 3Ch[15] (Frame Change       Statu of Frame* audice and bardcoded to 0. Audice and is hardcoded to 0. Audice and is hardcoded to 0. Change: This bit is set when the content of any Change       HcInterruptStatus Register - Bytes 1 & 2 Reserved         Ownership Change       HcInterruptStatus Register - Bytes 1 & 2 Reserved       Reserved	HcCommandStatus Register - Byte 0         CommandStatus Register - Byte 0         Reserved       Control List Change in (When set by software, this Dit sets the Ownership Change bit (MEMOFST OFh[6]). Cleared by software.       Bulk List has an active endpoint descriptor?(1)       Control List has an active endpoint descriptor?(1)         0 = No       1 = Yes       0 = No       1 = Yes         bit sets the Ownership Change bit (MEMOFST OFh[6]). Cleared by software.       0 = No       1 = Yes         be set by either software or the HC. It is cleared by the HC each time it begins processing the head of the lit List for bit 1)       HcCommandStatus Register - Byte 1 Reserved         HcCommandStatus Register - Byte 2       Reserved       Schedule Or This field increm the Scheduling O (MEMOFST OF) Count wraps from         Not Hub Status Content of HcRn 3Ch(15) (Frame Namge: This bit is set when the content of HcRn 3Ch(15) (Frame Natus Register / Status (S0h- Status Register / Statu of Frame Network and Status (S0h- Status (S0h- Status Register / Statu of Frame Network and Status (S0h- Status Register / Statu of Frame Network and Status (S0h- Status (S0h- Status Register / Statu of Frame Network and Network and Status (S0h- Status Register / Statu of Frame Network and Network and Netwo	



7	6	5	4	3	2	1	0
MEMOFST 10h		ł	HcInterruptEnable	e Register - Byte	0*		Default = 00h
Reserved	Allow interrupt generation due to Root Hub Status Change:	Allow interrupt generation due to Frame Number Overflow:	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected: 0 = Ignore	Allow interrupt generation due to Start of Frame: 0 = Ignore	Allow interrupt generation due to Writeback Done Head: 0 = Ignore	Allow interrupt generation due to Scheduling Overrun: 0 = Ignore
	0 = Ignore 1 = Enable	0 = Ignore 1 = Enable		1 = Enable	1 = Enable	1 = Enable	1 = Enable
MEMOFST 11h-	12h	Нс	InterruptEnable F	•	1 & 2		Default = 00h
				erved	•		
MEMOFST 13h		ł	HcInterruptEnable	• •			Default = 00h
Master interrupt generation: 0 = Ignore 1 = Allows all interrupts to be enabled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Enable			(Cost	erved		
* Writing a 1 to a	bit in this register	sets the correspo	nding bit, while wr	iting a 0 leaves th	e bit unchanged.		
MEMOFST 14h		H	lcInterruptDisabl	e Register - Byte	• 0*		Default = 00h
Reserved	Allow interrupt generation due to Root Hub Status Change:	Allow interrupt generation due to Frame Number Overflow:	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected:	Allow interrupt generation due to Start of Frame:	Allow interrupt generation due to Writeback Done Head:	Allow interrupt generation due to Scheduling Overrun:
	0 = Ignore 1 = Disable	0 = Ignore 1 = Disable		0 = Ignore 1 = Disable	0 = Ignore 1 = Disable	0 = Ignore 1 = Disable	0 = Ignore 1 = Disable
MEMOFST 15h-	16h	Hc	InterruptDisable	Register - Bytes	1&2	I	Default = 00h
			Rese	erved			
MEMOFST 17h		ŀ	lcInterruptDisabl	e Register - Byte	3*		Default = 00h
Master interrupt generation: 0 = Ignore 1 = Allows all interrupts to be disabled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Disable				erved		
* Writing a 1 to a	bit in this register	clears the corresp	oonding bit, while w	writing a 0 leaves	the bit unchanged		
MEMOFST 18h- Bits [31:0] cr - Bits [7:0] - Bits [31:8]			HcHCCA :8], 1Ah = [23:16],	<b>A Register</b> 1Bh = [31:24].			Default = 00h
MEMOFST 1Ch	-1Fh		HcPeriodCurr	entED Register			Default = 00h
			5:8], 1Eh = [23:16]				



7	6	5	4	3	2	1	0
- Bits [3:0]	rrespond to: 20h Reserved	= [7:0], 21h = [15: : Control List Head	8], 22h = [23:16],	<b>adED Register</b> 23h = [31:24].			Default = 00h
- Bits [3:0]	rrespond to: 24h Reserved	= [7:0], 25h = [15: : End Descriptor ir	8], 26h = [23:16],	<b>Current ED</b> 27h = [31:24].			Default = 00h
- Bits [3:0]	rrespond to: 28h Reserved		HcBulkHead 8], 2Ah = [23:16], nd Descriptor in C				Default = 00h
- Bits [3:0]	rrespond to: 2Ch Reserved	= [7:0], 2Dh = [15 Bulk List End De	i:8], 2Eh = [23:16]	nt <b>ED Register</b> , 2Fh = [31:24].			Default = 00h
- Bits [3:0]	rrespond to: 30h Reserved	= [7:0], 31h = [15: : Done List Head E	8], 32h = [23:16],	ead Register 33h = [31:24].			Default = 00h
MEMOFST 34h-3	57h		HcFmInter	val Register		D	efault = 2EDFh
- Bits [13:0]	Frame Interval - 1 11,999 is stored I			37h = [31:24]. me as (bit times E	0 1). For 12,000 b	pit times in a fram	e, a value of
- Bits [30:16]	FS Largest Data of each frame.			vhich is loaded int henever it loads a	-		
- Bits [13:0]	rrespond to: 38h Frame Remaining state, the counter The counter reloa transitions into th	g (RO) - This 14-b decrements each	8], 3Ah = [23:16], it decrementing co 12MHz clock per erval (MEMOFST	ounter is used to ti	unt reaches 0, the	e end of a frame h	Default = 00h USB Operational has been reached. s when the HC
		<b>5 6 6 6 6 7</b>	nis bit is loaded wi	th Frame Interval	Toggle (MEMOF	ST 34h[31]) wher	Frame
MEMOFST 3Ch-	3Fh		HcFmNum	ber Register			Default = 00h
			::8], 3Eh = [23:16]				
	(MEMOFST 38h[		ncrementing count will roll over from	ter is incremented FFFh to 0h.	coincident with th	he load of Frame	Remaining
<ul> <li>Bits [31:16]</li> </ul>	Reserved						


7	6	5	4	3	2	1	0
MEMOFST 40h-	-			Start Register	_		Default = 00h
		= [7:0] 41b = [15]	:8], 42h = [23:16],	•			
- Bits [13:0] 0	•			• •	where in a frame	the Periodic List	processina must
	begin.		,				3
- Bits [31:14]	Reserved						
MEMOFST 44h-	47h		HcLSThres	hold Register			Default = 00h
Bits [31:0] c	orrespond to: 44h	= [7:0], 45h = [15	:8], 46h = [23:16],	47h = [31:24].			
- Bits [11:0]				e Frame Manage	ment Block to det	ermine whether or	not a low speed
- Bits [31:12]		be started in the cu	irrent frame.				
				De minterno De de Ou	(20)		
MEMOFST 48h   HcRhDescriptorA Register - Byte 0 (RO)     Number Downstream Ports - The USB core supports two downstream ports.							Default = 02h
	wilstream Ports -						
MEMOFST 49h			HcRhDescriptor	• •			Default = 00h
	Reserved		No Over- current	Over-current Protection	Device Type (RO):	No Power Switching:(1)	Power Switching
			Protection:(1)	Mode:	The USB core	0 = Ports are	Mode:
			0 = Over- current	0 = Global over-	is not a	powered	0 = Global
			status is	current 1 = Individual	compound device.	switched 1 = Ports are	switching 1 = Individual
			reported	Over-		always	switching
			1 = Over-	Current		powered on	This bit is only
			current	This bit is only			valid when bit
			status is not reported	valid when bit 4 is cleared.			is cleared.
				This bit should			This bit should be written to 0.
				be written to 0.			
(1) Bits 4 and 1 s	hould be written to	o support the exte	rnal system port o	ver-current and sv	witching implemer	ntations.	·
MEMOFST 4Ah			HcRhDescriptor	A Register - Byte	2		Default = 00h
			Rese	erved			
MEMOFST 4Bh			HcRhDescriptor	A Register - Byte	3		Default = 01h
Power-On to	o Power-Good Tin	ne					
			n 2ms. The field v n. This field should			of 2ms intervals. T Ilue.	his field should
MEMOFST 4Ch	-4Dh	Ho	RhDescriptorB F	Register - Bytes (	0&1		Default = 00h
Bits [15:0] c	orrespond to: 4Ch	n = [7:0], 4Dh = [15	5:8].				
- Bit 0	Reserved	-					
- Bits [15:1]			ts default to remov	vable devices:			
	0 = Device not re 1 = Device remov						
			4 corresponds to	Port 14, the rema	ining bits follow s	uit. Unimplemente	d ports are
	reserved.	as to rore to, Dit i		, or i -, no roma			



7	6	5	4	3	2	1	0			
MEMOFST 4Eh	-4Fh	H	cRhDescriptorB F	Register- Bytes 2	& 3	1	Default = 00h			
Bits [15:0] c - Bit 0 - Bits [15:1]										
MEMOFST 50h			•	egister - Byte 0			Default = 00h			
•	valid if the No Ove		erved on (MEMOFST 49F	n[4]) and Over-cur	rent Protection M	Over-current Indicator (RO):(1) Reflects state of OVCR pin. 0 = No over- current condition 1 = Over- current condition	Write: Clear Global Power 0 = No effect 1 = Issue Clear Global Power command to ports			
cleared.			HcRhStatus R	egister - Byte 1			Default = 00h			
Read: Device Remote Wake- up Enable(1) 0 = Disabled 1 = Enabled <u>Write</u> : Set Remote Wake- up Enable 0 = No effect 1 = Sets Device Remote Wakeup Enable			-ST 56h[0] for Port	Reserved						



7	6	5	4	3	2	1	0
MEMOFST 52h		-	HcRhStatus F	Register - Byte 2			Default = 00h
		Rese	erved			Over-current Indicator Change	<u>Read</u> : Local Power Status Change
						This bit is set when the Over- current Indicator bit (MEMOFST 50h[1]) changes. Write 1 to clear	Not supported. Always read 0 <u>Write:</u> Set Global Power 0 = No effect 1 = Issue Set Global Power command to ports
MEMOFST 53h			HcRhStatus F	Register - Byte 3			Default = 00h
Enable (WO) 0 = No effect 1 = Clear Device Remote Wakeup Enable bit (MEMOFST 51h[7])							
MEMOFST 54h			HcRhPort1Statu	s Register - Byte	0	1	Default = 00h
	Reserved		Read: Port Reset Status 0 = Port reset status signal not active 1 = Port reset signal active <u>Write:</u> Set Port Reset 0 = No effect 1 = Sets Port Reset Status	Read: Port Over-current Indicator(1) 0 = No over- current condition 1 = Over- current condition <u>Write:</u> Clear Port Suspend 0 = No effect 1 = Initiates selective resume sequence for the port	Read: Port Suspend Status 0 = Port is not suspended 1 = Port is selectively suspended <u>Write:</u> Set Port Suspend 0 = No effect 1 = Sets Port Suspend Status	Read: Port Enable Status 0 = Port disabled 1 = Port enabled Write: Set Port Enable 0 = No effect 1 = Sets Port Enable Status	Read: Current Connect Status 0 = No device connected 1 = Device connected.( 2) <u>Write:</u> Clear Port Enable 0 = No effect 1 = Clears Port Enable Status bit (bit 1)
valid if the No	Over-current Pro	tection (MEMOFS	ST 49h[4]) bit is cle	cts the state of the	OVRCUR pin de urrent Protection M always 1.		



MEMOFST 55h	6	5	4	3	2	1	0	
······································								
		Rese	erved			Read: Low Speed Device Attached(1) 0 = Full speed device 1 = Low speed device <u>Write:</u> Clear Port Power 0 = No effect 1 = Clears Port Power Status (bit 0)	Read:PortPower Status(2)0 = Port poweris off1 = Port poweris onWrite:Set PortPower0 = No effect1 = Sets PortPowerStatus	
. ,	the power state of	the port regardles		vitching mode. If t	urrent Connect Sta he No Power Swit		,	
	Reserved		Port Reset Status Change 0 = Port reset is not complete 1 = Port reset is complete	Port Over- current Indicator Change This bit is set when the Over- current Indicator (MEMOFST 50h[1]) bit changes. Write 1 to clear	Port Suspend Status Change Indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed 1 = Port resume is complete	Port Enable Status Change Indicates that the port has been disabled due to a hardware event (cleared Port Enable Status, MEMOFST 54h[1]). 0 = Port has not been disabled 1 = Port Enable Status has been cleared	Connect Status Change Indicates a connect or disconnect event has been detected. 0 = No connect/dis connect event 1 = Hardware detection of connect/dis connect/dis connect event 1 Write 1 to clear	



7	6	5	4	3	2	1	0
MEMOFST 58h			HcRhPort2Statu	s Register - Byte	0		Default = 00h
valid if the No	Over-current Pro	tection (MEMOFS	ST 49h[4]) bit is cle	Read: Port   Over-current Indicator(1)   0 = No over-current condition   1 = Over-current condition   1 = Over-current condition   Write: Clear   Port Suspend 0 = No effect   1 = Initiates selective   resume sequence   for the port cts the state of the   cered and Over-cu emovable), bit 0 is	urrent Protection N		
MEMOFST 59h			HcRhPort2Statu	s Register - Byte	1		Default = 00h
		Res	erved			Read:LowSpeed DeviceAttached(1)0 = Full speeddevice1 = Low speeddeviceWrite:ClearPort Power0 = No effect1 = Clears PortPowerStatus (bit0)	Read:PortPower Status(2)0 = Port poweris off1 = Port poweris onWrite:Set PortPower0 = No effect1 = Sets PortPowerStatus
. ,	the power state of	,		only valid when Cu vitching mode. If th		,	/



7	6	5	4	3	2	1	0
MEMOFST 5Ah			HcRhPort2Statu	s Register - Byte	2		Default = 00h
	Reserved		Port Reset Status Change 0 = Port reset is not complete 1 = Port reset is complete	Port Over- current Indicator Change This bit is set when the Over- current Indicator (MEMOFST 50h[1]) bit changes. Write 1 to clear	Port Suspend Status Change Indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed 1 = Port resume is complete	Port Enable Status Change Indicates that the port has been disabled due to a hardware event (cleared Port Enable Status, MEMOFST 54h[1]). 0 = Port has not been disabled 1 = Port Enable Status has been cleared	Connect Status Change Indicates a connect or disconnect event has been detected. 0 = No connect/dis connect event 1 = Hardware detection of connect/dis connect event(1) Write 1 to clear
( )	Removable Bits (	MEMOFS1 4Ch['	15:1]) are set, bit (	resets to 1.			
MEMOFST 5Bh			HcRhPort2 Statu	is Register - Byte	93		Default = 00h
			Rese	erved			



#### 5.2.2 Legacy Support Registers

Four registers are provided for legacy support:

- 1. HceControl
- -- Used to enable and control the emulation hardware and report various status information.
- 2. HceInput
- -- Emulation side of the legacy Input Buffer register.
- 3. HceOutput
- -- Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- 4. HceStatus
- - Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. The bit formats for these registers are described in Table 5-3.

Refer to "Legacy Support" section for information when accessing these registers when emulation is enabled.

#### 5.2.3 MEMOFST 100h-1Fh (Legacy Support Registers)

7	6	5	4	3	2	1	0
MEMOFST 100	า		HceControl R	egister - Byte 0			Default = 00h
IRQ12 Active Indicates that a positive transition of IRQ12 from kybrd controller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	IRQ1 Active Indicates that a positive transition of IRQ1 from kybrd controller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	GateA20 Sequence Set by HC when a data value of D1h is written to Port 64h. Cleared by HC on write to Port 64h of any value other than D1h.	External IRQEn IRQ1 and IRQ12 from kybrd controller causes emulation interrupt: 0 = Disable 1 = Enable This bit is independent of the Emulation Enable bit (bit 0) setting.	IRQEn If the Output Full bit (MEMOFST 10Ch[0]) = 1, HC generates IRQ1 or IRQ12. If the Aux Output Full bit (MEMOFST 10Ch[5]) = 0, HC generates IRQ1; if = 1, HC generates IRQ12. 0 = Disable 1 = Enable	Character Pending HC generates emulation interrupt when the Output Full bit (MEMOFST 10Ch[0]) = 0. 0 = Disable 1 = Enable	Emulation Interrupt (RO) A static decode of the emulation interrupt condition.	Emulation Enable HC is enabled for legacy emulation? 0 = No 1 = Yes(1)
		Ports 60h/64h and ate times to invoke	-	and/or IRQ12 whe	n appropriate. Ad	ditionally, the HC g	generates an
MEMOFST 101	า		HceControl R	egister - Byte 1			Default = 00h
			Reserved				A20 State: Indicates current state of Gate A20 on kybrd controller. Used to compare against value written to Port 60h when GateA20 Sequence is active.
MEMOFST 102h	n-103h		HceControl Reg	ister - Bytes 2 &	3		Default = 00h



7	6	5	4	3	2	1	0
	·	·	Rese	erved	·		·
MEMOFST 104	h		HceInput Re	gister - Bytes 0			Default = 00h
Input Data:							
	at is written to Ports						
Note: Refer to 7	Table 4-4, "Emulate	ed Registers and	Side Effects", if er	nulation is enable	d.		
MEMOFST 105	h-107h		HceInput Reg	ister - Bytes 1-3			Default = 00h
			Rese	erved			
MEMOFST 108	h		HceOutput Re	egister - Bytes 0			Default = 00h
Output Data:							
0	er hosts data that is			·	, ,,	ware.	
Note: Refer to 7	Table 4-4, "Emulate	ed Registers and	Side Effects", if er	nulation is enable	d.)		
MEMOFST 109	h-10Bh		HceOutput Reg	gister - Bytes 1-3			Default = 00h
			Rese	erved			
MEMOFST 10C	h		HceStatus R	egister - Byte 0			Default = 00h
Parity	Time-out	Aux Output	Inhibit Switch	Cmd Data	Flag	Input Full	Output Full
Indicates parity error on keyboard/mous e data.	Used to indicate a time-out	Full Assert IRQ12 if Output Full bit (MEMOFST 10Ch[0]) = 1 and IRQEn bit (MEMOFST 100h[3]) = 1? 0 = No 1 = Yes	Reflects state of the keyboard inhibit switch: 0 = Inhibited 1 = Not inhibited	HC sets this bit on I/O writes to Ports 60h and 64h: 0 = Port 60h 1 = Port 64h	Nominally used as a system flag by software to indicate a warm or cold boot.	HC sets this bit to 1 on an I/O write to Port 60h or 64h except for the case of a GateA20 Sequence. While set to 1 and emulation is enabled (MEMOFST 100h[0] = 1), an emulation interrupt condition exists.	HC sets this bit to 0 on a read of Port 60h. While this bit is 0 and the Character Pending bit (MEMOFST 100h[2]) = 1, ar emulation interrupt condition exists Setting this bit to 1 will generate either IRQ1 or IRQ12 under certain conditions(1).
	bit (MEMOFST 10 bit (MEMOFST 10						
Note: Refer to 7	Table 4-4, "Emulate	ed Registers and	Side Effects", on p	bage 18 if emulation	on is enabled.		
MEMOFST 10D	h-10Fh		HceStatus Reg	gister - Bytes 1-3			Default = 00h
			Rese	erved			





## 6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

## 6.1 Absolute Maximum Ratings

Symbol	Parameter	5.0	5.0 Volt		3.3 Volt		
		Min	Max	Min	Max		
VCC	Supply Voltage	not allowed	not allowed		+4.0	V	
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V	
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V	
TOP	Operating Temperature	0	+70	0	+70	degrees C	
TSTG	Storage Temperature	-40	+125	-40	+125	degrees C	

### 6.2 DC Characteristics:

Symbol	Parameter	Min	Мах	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	+5.5	V	
VOL	Output low Voltage		+0.4	V	IOL = 4.0 mA
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μA	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current: 3.3V Core		0mA max during ng Standby (all c		

VCC = 3.3V + 5%. TA = 0C to +70C

## 6.3 AC Characteristics (Preliminary)

### 6.3.1 PCI Bus AC Timings

Sym	Parameter	Min	Max	Unit	Figure
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3
t103	REQ# setup time to PCICLK rising	12		ns	6-1
t104	REQ# hold time from PCICLK rising	0		ns	6-2
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3

#### Figure 6-1 Setup Timing Waveform



#### Figure 6-2 Hold Timing Waveform



#### Figure 6-3 Output Delay Timing Waveform





# 6.3.2 USB AC Timings: Full Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 3)
Driver Ch	aracteristics					
	Transition Time:					CL = 50pF, Notes 5 and 6
tR	Rise Time	4	20	ns		
tF	Fall Time	4	20	ns		
tRFM	Rise/Fall Time Matching	90	110	%		(tR/tF)
vCRS	Output Signal Crossover Voltage	1.3	2.0	V		
zDRV	Driver Output Resistance	28	43	ohm		Steady state drive
Data Sou	rce Timings					
tDRATE	Full Speed Data Rate	11.97	12.03	Mb/s		Average bit rate = 12Mb/s ±0.25%
tFRAME	Frame Interval	0.9995	1.0005	ms		1.0ms ±0.05%
	Source Differential Driver Jitter:					Notes 7 and 8
tDJ1	To Next Transition	-3.5	3.5	ns		
tDJ2	For Paired Transitions	-4.0	4.0	ns		
tEOPT	Source EOP Width	160	175	ns		Note 8
tDEOP	Differential to EOP Transition Skew	-2	5	ns		Note 8
	Receiver Data Jitter Tolerance:					Note 8
tJR1	To Next Transition	-18.5	18.5	ns		
tJR2	For Paired Transitions	-9	9	ns		
	EOP Width at Receiver:					Note 8
tEOPR1	Must Reject at EOP	40		ns		
tEOPR2	Must Accept as EOP	82		ns		



#### 6.3.3 USB AC Timings: Low Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 4)
Driver Ch	aracteristics					<u>.</u>
tR tF	Transition Time: Rise Time Fall Time	75 75	300 300	ns ns		Notes 5 and 6 Min# measured with: CL = 50pF Max# measured with: CL = 350pF
tRFM	Rise/Fall Time Matching	80	120	%		(tR/tF)
vCRS	Output Signal Crossover Voltage	1.3	2.0	V		
	rce Timings	1.0	2.0	v		
tDRATE	Low Speed Data Rate	1.4775	1.5225	Mb/s		Average bit rate = 1.5Mb/s ±1.5%
tDDJ1 tDDJ2	Source Differential Driver Jitter, At Host (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns		Notes 7 and 8
tUDJ1 tUDJ2	Source Differential Driver Jitter, At Function (Upstream): To Next Transition For Paired Transitions	-95 -150	95 150	ns ns		Notes 7 and 8
tEOPT	Source EOP Width	1.25	150	μs	6-5	Note 8
tDEOP	Differential to EOP Transition Skew	-40	100	ns	6-5	Note 8
tUJR1 tUJR2	Receiver Data Jitter Tolerance, At Host (Upstream): To Next Transition For Paired Transitions	-152 -200	152 200	ns ns	6-6	
tDJR1 tDJR2	Receiver Data Jitter Tolerance, At Function (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns	6-6	
tEOPR1 tEOPR2	EOP Width at Receiver: Must Reject at EOP Must Accept as EOP	330 675		ns ns	6-6	Note 8

Notes: 1. All voltages measured from the local ground potential, unless otherwise specified.

2. All timings use a capacitive load (CL) to ground of 50pF, unless otherwise specified.

- 3. Full speed timings have a 1.5 kohm pull-up to 2.8V on the D+ data line.
- 4. Low speed timings have a 1.5 kohm pull-up to 2.8V on the D- line.
- 5. Measured from 10% to 90% of the data signal.
- 6. The rising and falling edges should be smoothly transitioning (monotonic).
- 7. Timing difference between the differential data signals.
- 8. Measured at crossover point of differential data signals.
- 9. The maximum load specification is the maximum effective capacitive load allowed that meets the target hub Vbus droop of 330mV.







## 7.0 Mechanical Package Outlines

Figure 3. 100-Pin Low-Profile Quad Flat Pack (LQFP)





## 8.0 NAND Tree Test Mode

The NAND tree mode tests both input and bi-directional pins that are part of the NAND tree chain. The NAND tree chain starts at pin 21 (TEST0) while the output of the chain is at pin 4 (AD0).

To enable the NAND tree test mode, strap FireLink 2.0 by pulling up the following pins during the rising edge of RESET#: Pin 25 (TEST1) and Pin 21 (TEST0). For reliable strapping, toggle PCICLK at least two times after RESET# goes low, and at least two times after RESET# goes high. After that strapping sequence, set both RESET# and PCICLK high. Do not toggle RESET# and PCICLK during the NAND tree test.

Once in NAND tree mode, all pins together form the inputs to a NAND gate, with AD0 becoming the output of the NAND gate.

