

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

**DESCRIPTION**

M66235 is produced using the silicon gate CMOS process. It is able to output clock input signal in sync with optional external trigger input signal. It features excellent synchronizing precision (jitter) over a wide frequency band range.


**FEATURES**

- 5V single power supply (5V ±5%)
- Frequency band: 25 ~ 52MHz
- Synchronizing precision (jitter): ±3ns
- Output types
  - (1) Output of the same frequency as input clock, and its inversion
  - (2) 1/2 divider clock output and its inversion
  - (3) One-shot pulse output
  - (4) Continuous clock output
- Noise in the positive direction to trigger input is removed by built-in noise killer circuit

**APPLICATION**

Clock phase control for horizontal synchronization


**PIN CONFIGURATION (TOP VIEW)**



**Outline 16P2N-A**

Note: Keep test pins (TEST 1 to 3) open.

**BLOCK DIAGRAM**



**FUNCTION**

M66235 standard clock generator outputs clock input signal, which is input to CLK IN, synchronously with optional trigger signal, which is input to TR.

Sync clock output timing is determined by trigger input signal fall edge. Time-lag between trigger input signal fall edge and sync clock output equals the sum of clock input signal "L" pulse width and M66235 internal delay. Variation in this lag ( $\Delta t$ ) is  $\pm 3\text{ns}$ , ensuring excellent synchronizing accuracy.


There are six types of outputs: synchronous clock output (CKO), synchronous clock inverted output ( $\overline{\text{CKO}}$ ), 1/2 divider synchronous clock output (CKO/2), 1/2 divider synchronous clock inverted output ( $\overline{\text{CKO/2}}$ ), one-shot pulse output (PULSE) and continuous clock output (CNTCK).

From synchronous clock output (CKO), sync clock of the same frequency as clock input signal is output. From synchronous clock inverted output ( $\overline{\text{CKO}}$ ), inverted signal of sync

clock output from CKO is output. From 1/2 divider synchronous clock output (CKO/2), 1/2 divider signal of sync clock output from CKO is output. From 1/2 divider synchronous clock inverted output ( $\overline{\text{CKO/2}}$ ), inverted signal of that output from CKO/2 is output.

From one-shot pulse output (PULSE), one-shot pulse which is almost equal to two cycles of clock input signal is output after trigger input signal falls. From continuous clock output (CNTCK), sync clock is output when trigger input signal is on "L" level; when trigger input signal is on "H" level, clock input signal, which is input to CLK IN, is output.

All these outputs but continuous clock output are suspended when trigger input signal is on "H" level: Synchronous clock output, 1/2 divider synchronous clock output and one-shot pulse output stay on "L" level, and synchronous clock inverted output and 1/2 divider synchronous clock inverted output stay on "H" level.



Note 1:  $t_{ss}(CKO, \overline{\text{CKO}}, CKO/2, \overline{\text{CKO/2}}$  and PULSE) equals the sum of input clock "L" width and  $\alpha$ . Value  $\alpha$  refers to internal delay in M66235. Under environment where temperature and VCC do not change, value  $\alpha$  and  $t_{ss}$  are kept constant. Dispersion of  $t_{ss}$  under such conditions is defined as  $\Delta t$  [synchronizing precision (jitter)].

Note 2: Outputs (CKO,  $\overline{\text{CKO}}$ , CKO/2,  $\overline{\text{CKO/2}}$  PULSE and CNTCK) are unknown until trigger input TR reaches "H" level for the first time after power-on.


**After Power-on Procedure**

After power-on, M66235 status is unknown till the trigger input being set to the "H" level.

To get a accurate sync clock output, please keep a following procedure.

Please hold the trigger input "H" level during more than  $t_w(TR)$  after the input clock frequency being stable.

Also, in case of changing the clock input frequency( $f_{IN}$ ), please keep the same procedure.



EOL announced

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5 ~ +7.0	V
V <sub>I</sub>	Input voltage		-0.5 ~ V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5 ~ V <sub>CC</sub> +0.5	V
P <sub>d</sub>	Power dissipation	When mounted	750	mW
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
GND	Supply voltage		0		V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature	0		70	°C

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ±5%, GND = 0V)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	"H" input voltage	TR	2			V
V <sub>IL</sub>	"L" input voltage				0.8	V
V <sub>IH</sub>	"H" input voltage	CLK IN	0.8 × V <sub>CC</sub>			V
V <sub>IL</sub>	"L" input voltage				0.2 × V <sub>CC</sub>	V
V <sub>OH</sub>	"H" output voltage	GND = 0V, I <sub>OH</sub> = -4mA	V <sub>CC</sub> - 0.8			V
V <sub>OL</sub>	"L" output voltage	GND = 0V, I <sub>OL</sub> = 4mA			0.55	V
I <sub>CC</sub> (s)	Supply current (static)	GND = 0V, V <sub>I</sub> = V <sub>CC</sub> or GND			50	μA
I <sub>CC</sub> (a)	Supply current (active)	GND = 0V, f <sub>IN</sub> = 52MHz, V <sub>I</sub> = V <sub>CC</sub> or GND			130	mA
I <sub>IH</sub>	"H" input current	GND = 0V, V <sub>I</sub> = V <sub>CC</sub>			+1	μA
I <sub>IL</sub>	"L" input current	GND = 0V, V <sub>I</sub> = 0V			-1	μA
C <sub>I</sub>	Input capacitance				10	pF

**TIMING REQUIREMENTS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ±5%, GND = 0V)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>IN</sub>	Clock input frequency		25		52	MHz
f <sub>DUTY</sub>	Clock input duty		40		60	%
t <sub>w</sub> (TR)	Trigger input "H" pulse width		200			ns
t <sub>r</sub>	Clock input rise time				5	ns
t <sub>f</sub>	Clock input fall time				5	ns

**SWITCHING CHARACTERISTICS** (Ta = 0 ~ 70°C, Vcc = 5V ±5%, GND = 0V)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$\Delta t$	Synchronizing precision (jitter)	CL=15pF			±3	ns
tss(CKO)	Sync clock output start time				t <sub>Lp</sub> + 50	ns
tss( $\overline{\text{CKO}}$ )	Sync clock inverted output start time				t <sub>Lp</sub> + 50	ns
tss(CKO/2)	1/2 divider sync clock output start time				t <sub>Lp</sub> + 50	ns
tss( $\overline{\text{CKO/2}}$ )	1/2 divider sync clock inverted output start time				t <sub>Lp</sub> + 50	ns
tss(PULSE)	One-shot pulse output start time				t <sub>Lp</sub> + 50	ns
tss(CNTCK)	Continuous clock output start time				t <sub>Lp</sub> + 50	ns
tsp(CKO)	Sync clock output stop time				40	ns
tsp( $\overline{\text{CKO}}$ )	Sync clock inverted output stop time				40	ns
tsp(CKO/2)	1/2 divider sync clock output stop time				40	ns
tsp( $\overline{\text{CKO/2}}$ )	1/2 divider sync clock inverted output stop time				40	ns
tw(PULSE)	One-shot pulse output width			2t <sub>p</sub> - 10	2t <sub>p</sub> + 10	ns
tCH	Sync clock-Input clock switching time				40	ns
tCL	Input clock-Sync clock switching time				30	ns
fDUTY(CKO)	Sync clock output duty			30	70	%
fDUTY( $\overline{\text{CKO}}$ )	Sync clock inverted output duty			30	70	%

•  $t_p = 1/f_{IN}$ ,  $t_{Lp} = t_p \times (100 - f_{DUTY})/100$

• Switching test waveform

Input pulse level CLK IN: 0 to Vcc  
TR: 0 to 3V

Input pulse rise time: 3ns

Input pulse fall time : 3ns


Critical voltage

Input voltage CLK IN: Vcc/2  
TR: 1.3V

Output voltage: Vcc/2 for all outputs

- Capacitance: CL includes stray wiring capacitance and probe input capacitance.

**TEST CIRCUIT**



**TIMING DIAGRAM**

