

# Eight Output Differential Buffer for PCI Express (50-200MHz)

ICS9DB801C

## Description

The 9DB801C is a DB800 Version 2.0 Yellow Cover part with PCI Express support. It can be used in PC or embedded systems to provide outputs that have low cycle-to-cycle jitter (50ps), low output-to-output skew (100ps), and are PCI Express gen 1 compliant. The 9DB801C supports a 1 to 8 output configuration, taking a spread or non spread differential HCSL input from a CK410(B) main clock such as 954101 and 932S401, or any other differential HCSL pair. 9DB801C can generate HCSL or LVDS outputs from 50 to 200MHz in PLL mode or 0 to 400MHz in bypass mode. There are two de-jittering modes available selectable through the HIGH\_BW# input pin, high bandwidth mode provides de-jittering for spread inputs and low bandwidth mode provides extra de-jittering for non-spread inputs. The SRC\_STOP#, PD#, and individual OE# real-time input pins provide completely programmable power management control.

## Output Features

- 8 - 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available


## Features/Benefits

- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread.
- Supports undriven differential outputs in PD# and SRC\_STOP# modes for power management.
- Supports polarity inversion to the output enables, SRC\_STOP and PD.

## Key Specifications

- Outputs cycle-cycle jitter < 50ps
- Outputs skew: 50ps
- 50 - 200MHz operation
- Extended frequency range in bypass mode to 400 MHz
- PCI Express Gen I compliant
- Real time PLL lock detect output pin
- 48-pin SSOP/TSSOP package
- Available in RoHS compliant packaging

## Functional Block Diagram



Note: Polarities shown for OE\_INV = 0.

**ICS9DB801C**  
Eight Output Differential Buffer for PCI Express (50-200MHz)

**Pin Configuration**

|             |    |    |           |
|-------------|----|----|-----------|
| SRC_DIV#    | 1  | 48 | VDDA      |
| VDD         | 2  | 47 | GNDA      |
| GND         | 3  | 46 | IREF      |
| SRC_IN      | 4  | 45 | LOCK      |
| SRC_IN#     | 5  | 44 | OE_7      |
| OE_0        | 6  | 43 | OE_4      |
| OE_3        | 7  | 42 | DIF_7     |
| DIF_0       | 8  | 41 | DIF_7#    |
| DIF_0#      | 9  | 40 | OE_INV    |
| GND         | 10 | 39 | VDD       |
| VDD         | 11 | 38 | DIF_6     |
| DIF_1       | 12 | 37 | DIF_6#    |
| DIF_1#      | 13 | 36 | OE_6      |
| OE_1        | 14 | 35 | OE_5      |
| OE_2        | 15 | 34 | DIF_5     |
| DIF_2       | 16 | 33 | DIF_5#    |
| DIF_2#      | 17 | 32 | GND       |
| GND         | 18 | 31 | VDD       |
| VDD         | 19 | 30 | DIF_4     |
| DIF_3       | 20 | 29 | DIF_4#    |
| DIF_3#      | 21 | 28 | HIGH_BW#  |
| BYPASS#/PLL | 22 | 27 | SRC_STOP# |
| SCLK        | 23 | 26 | PD#       |
| SDATA       | 24 | 25 | GND       |

**ICS9DB801**  
**(Same as ICS9DB108)**

**OE\_INV = 0**

|             |    |    |                 |
|-------------|----|----|-----------------|
| SRC_DIV#    | 1  | 48 | VDDA            |
| VDD         | 2  | 47 | GNDA            |
| GND         | 3  | 46 | IREF            |
| SRC_IN      | 4  | 45 | LOCK            |
| SRC_IN#     | 5  | 44 | <b>OE7#</b>     |
| <b>OE0#</b> | 6  | 43 | <b>OE4#</b>     |
| <b>OE3#</b> | 7  | 42 | DIF_7           |
| DIF_0       | 8  | 41 | DIF_7#          |
| DIF_0#      | 9  | 40 | <b>OE_INV</b>   |
| GND         | 10 | 39 | VDD             |
| VDD         | 11 | 38 | DIF_6           |
| DIF_1       | 12 | 37 | DIF_6#          |
| DIF_1#      | 13 | 36 | <b>OE6#</b>     |
| <b>OE1#</b> | 14 | 35 | <b>OE5#</b>     |
| <b>OE2#</b> | 15 | 34 | DIF_5           |
| DIF_2       | 16 | 33 | DIF_5#          |
| DIF_2#      | 17 | 32 | GND             |
| GND         | 18 | 31 | VDD             |
| VDD         | 19 | 30 | DIF_4           |
| DIF_3       | 20 | 29 | DIF_4#          |
| DIF_3#      | 21 | 28 | HIGH_BW#        |
| BYPASS#/PLL | 22 | 27 | <b>SRC_STOP</b> |
| SCLK        | 23 | 26 | <b>PD</b>       |
| SDATA       | 24 | 25 | GND             |

**ICS9DB801**

**OE\_INV = 1**

**Polarity Inversion Pin List Table**

| Pins | OE_INV    |          |
|------|-----------|----------|
|      | 0         | 1        |
| 6    | OE_0      | OE0#     |
| 7    | OE_3      | OE3#     |
| 14   | OE_1      | OE1#     |
| 15   | OE_2      | OE2#     |
| 26   | PD#       | PD       |
| 27   | DIF_STOP# | DIF_STOP |
| 35   | OE_5      | OE5#     |
| 36   | OE_6      | OE6#     |
| 43   | OE_4      | OE4#     |
| 44   | OE_7      | OE7#     |

## Pin Description for OE\_INV = 0

| PIN # | PIN NAME    | PIN TYPE | DESCRIPTION  |
|-------|-------------|----------|--|
| 1     | SRC_DIV#    | INPUT    | Active low Input for determining SRC output frequency SRC or SRC/2.<br>0 = SRC/2, 1= SRC |
| 2     | VDD         | POWER    | Power supply, nominal 3.3V   |
| 3     | GND         | POWER    | Ground pin.  |
| 4     | SRC_IN      | INPUT    | 0.7 V Differential SRC TRUE input  |
| 5     | SRC_IN#     | INPUT    | 0.7 V Differential SRC COMPLEMENTARY input   |
| 6     | OE_0        | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs      |
| 7     | OE_3        | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs      |
| 8     | DIF_0       | OUTPUT   | 0.7V differential true clock outputs   |
| 9     | .DIF_0#     | OUTPUT   | 0.7V differential complement clock outputs   |
| 10    | GND         | POWER    | Ground pin.  |
| 11    | VDD         | POWER    | Power supply, nominal 3.3V   |
| 12    | DIF_1       | OUTPUT   | 0.7V differential true clock outputs   |
| 13    | DIF_1#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 14    | OE_1        | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs      |
| 15    | OE_2        | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs      |
| 16    | DIF_2       | OUTPUT   | 0.7V differential true clock outputs   |
| 17    | DIF_2#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 18    | GND         | POWER    | Ground pin.  |
| 19    | VDD         | POWER    | Power supply, nominal 3.3V   |
| 20    | DIF_3       | OUTPUT   | 0.7V differential true clock outputs   |
| 21    | DIF_3#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 22    | BYPASS#/PLL | INPUT    | Input to select Bypass(fan-out) or PLL (ZDB) mode<br>0 = Bypass mode, 1= PLL mode        |
| 23    | SCLK        | INPUT    | Clock pin of SMBus circuitry, 5V tolerant.   |
| 24    | SDATA       | I/O      | Data pin for SMBus circuitry, 5V tolerant.   |

**Pin Description for OE\_INV = 0**

| PIN # | PIN NAME  | PIN TYPE | DESCRIPTION   |
|-------|-----------|----------|---|
| 25    | GND       | POWER    | Ground pin.   |
| 26    | PD#       | INPUT    | Asynchronous active low input pin, with 120Kohm internal pull-up resistor, used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped.   |
| 27    | SRC_STOP# | INPUT    | Active low input to stop SRC outputs.   |
| 28    | HIGH_BW#  | INPUT    | 3.3V input for selecting PLL Band Width<br>0 = High, 1= Low   |
| 29    | DIF_4#    | OUTPUT   | 0.7V differential complement clock outputs  |
| 30    | DIF_4     | OUTPUT   | 0.7V differential true clock outputs  |
| 31    | VDD       | POWER    | Power supply, nominal 3.3V  |
| 32    | GND       | POWER    | Ground pin.   |
| 33    | DIF_5#    | OUTPUT   | 0.7V differential complement clock outputs  |
| 34    | DIF_5     | OUTPUT   | 0.7V differential true clock outputs  |
| 35    | OE_5      | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs   |
| 36    | OE_6      | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs   |
| 37    | DIF_6#    | OUTPUT   | 0.7V differential complement clock outputs  |
| 38    | DIF_6     | OUTPUT   | 0.7V differential true clock outputs  |
| 39    | VDD       | POWER    | Power supply, nominal 3.3V  |
| 40    | OE_INV    | INPUT    | This latched input selects the polarity of the OE pins.<br>0 = OE pins active high, 1 = OE pins active low (OE#)  |
| 41    | DIF_7#    | OUTPUT   | 0.7V differential complement clock outputs  |
| 42    | DIF_7     | OUTPUT   | 0.7V differential true clock outputs  |
| 43    | OE_4      | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs   |
| 44    | OE_7      | INPUT    | Active high input for enabling outputs.<br>0 = tri-state outputs, 1= enable outputs   |
| 45    | LOCK      | OUTPUT   | 3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved.   |
| 46    | IREF      | INPUT    | This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 47    | GNDA      | POWER    | Ground pin for the PLL core.  |
| 48    | VDDA      | POWER    | 3.3V power for the PLL core.  |

## Pin Description for OE\_INV = 1

| PIN # | PIN NAME    | PIN TYPE | DESCRIPTION  |
|-------|-------------|----------|--|
| 1     | SRC_DIV#    | INPUT    | Active low Input for determining SRC output frequency SRC or SRC/2.<br>0 = SRC/2, 1= SRC |
| 2     | VDD         | POWER    | Power supply, nominal 3.3V   |
| 3     | GND         | POWER    | Ground pin.  |
| 4     | SRC_IN      | INPUT    | 0.7 V Differential SRC TRUE input  |
| 5     | SRC_IN#     | INPUT    | 0.7 V Differential SRC COMPLEMENTARY input   |
| 6     | OE0#        | INPUT    | Active low input for enabling DIF pair 0.<br>1 = tri-state outputs, 0 = enable outputs   |
| 7     | OE3#        | INPUT    | Active low input for enabling DIF pair 3.<br>1 = tri-state outputs, 0 = enable outputs   |
| 8     | DIF_0       | OUTPUT   | 0.7V differential true clock outputs   |
| 9     | DIF_0#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 10    | GND         | POWER    | Ground pin.  |
| 11    | VDD         | POWER    | Power supply, nominal 3.3V   |
| 12    | DIF_1       | OUTPUT   | 0.7V differential true clock outputs   |
| 13    | DIF_1#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 14    | OE1#        | INPUT    | Active low input for enabling DIF pair 1.<br>1 = tri-state outputs, 0 = enable outputs   |
| 15    | OE2#        | INPUT    | Active low input for enabling DIF pair 2.<br>1 = tri-state outputs, 0 = enable outputs   |
| 16    | DIF_2       | OUTPUT   | 0.7V differential true clock outputs   |
| 17    | DIF_2#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 18    | GND         | POWER    | Ground pin.  |
| 19    | VDD         | POWER    | Power supply, nominal 3.3V   |
| 20    | DIF_3       | OUTPUT   | 0.7V differential true clock outputs   |
| 21    | DIF_3#      | OUTPUT   | 0.7V differential complement clock outputs   |
| 22    | BYPASS#/PLL | INPUT    | Input to select Bypass(fan-out) or PLL (ZDB) mode<br>0 = Bypass mode, 1= PLL mode        |
| 23    | SCLK        | INPUT    | Clock pin of SMBus circuitry, 5V tolerant.   |
| 24    | SDATA       | I/O      | Data pin for SMBus circuitry, 5V tolerant.   |

**Pin Description for OE\_INV = 1**

| PIN # | PIN NAME | PIN TYPE | DESCRIPTION   |
|-------|----------|----------|---|
| 25    | GND      | PWR      | Ground pin.   |
| 26    | PD       | IN       | Asynchronous active high input pin used to power down the device. The internal clocks are disabled and the VCO is stopped.  |
| 27    | SRC_STOP | IN       | Active high input to stop SRC outputs.  |
| 28    | HIGH_BW# | IN       | 3.3V input for selecting PLL Band Width<br>0 = High, 1= Low   |
| 29    | DIF_4#   | OUT      | 0.7V differential complement clock outputs  |
| 30    | DIF_4    | OUT      | 0.7V differential true clock outputs  |
| 31    | VDD      | PWR      | Power supply, nominal 3.3V  |
| 32    | GND      | PWR      | Ground pin.   |
| 33    | DIF_5#   | OUT      | 0.7V differential complement clock outputs  |
| 34    | DIF_5    | OUT      | 0.7V differential true clock outputs  |
| 35    | OE5#     | IN       | Active low input for enabling DIF pair 5.<br>1 = tri-state outputs, 0 = enable outputs  |
| 36    | OE6#     | IN       | Active low input for enabling DIF pair 6.<br>1 = tri-state outputs, 0 = enable outputs  |
| 37    | DIF_6#   | OUT      | 0.7V differential complement clock outputs  |
| 38    | DIF_6    | OUT      | 0.7V differential true clock outputs  |
| 39    | VDD      | PWR      | Power supply, nominal 3.3V  |
| 40    | OE_INV   | IN       | This latched input selects the polarity of the OE pins.<br>0 = OE pins active high, 1 = OE pins active low (OE#)  |
| 41    | DIF_7#   | OUT      | 0.7V differential complement clock outputs  |
| 42    | DIF_7    | OUT      | 0.7V differential true clock outputs  |
| 43    | OE4#     | IN       | Active low input for enabling DIF pair 4<br>1 = tri-state outputs, 0 = enable outputs   |
| 44    | OE7#     | IN       | Active low input for enabling DIF pair 7.<br>1 = tri-state outputs, 0 = enable outputs  |
| 45    | LOCK     | OUT      | 3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved.   |
| 46    | IREF     | IN       | This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 47    | GNDA     | PWR      | Ground pin for the PLL core.  |
| 48    | VDDA     | PWR      | 3.3V power for the PLL core.  |

**ICS9DB801C**  
**Eight Output Differential Buffer for PCI Express (50-200MHz)**

**Absolute Max**

| Symbol               | Parameter                             | Min     | Max                   | Units |
|----------------------|---------------------------------------|---------|-----------------------|-------|
| VDD_A                | 3.3V Core Supply Voltage              |         | 4.6                   | V     |
| VDD_In               | 3.3V Logic Supply Voltage             |         | 4.6                   | V     |
| V <sub>IL</sub>      | Input Low Voltage                     | GND-0.5 |                       | V     |
| V <sub>IH</sub>      | Input High Voltage                    |         | V <sub>DD</sub> +0.5V | V     |
| T <sub>s</sub>       | Storage Temperature                   | -65     | 150                   | °C    |
| T <sub>ambient</sub> | Ambient Operating Temp                | 0       | 70                    | °C    |
| T <sub>case</sub>    | Case Temperature                      |         | 115                   | °C    |
| ESD prot             | Input ESD protection human body model | 2000    |                       | V     |

**Electrical Characteristics - Input/Supply/Common Output Parameters**

T<sub>A</sub> = 0 - 70°C; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5%

| PARAMETER                        | SYMBOL                   | CONDITIONS  | MIN       | TYP | MAX                   | UNITS | NOTES |
|----------------------------------|--------------------------|---|-----------|-----|-----------------------|-------|-------|
| Input High Voltage               | V <sub>IH</sub>          | 3.3 V +/-5%   | 2         |     | V <sub>DD</sub> + 0.3 | V     |       |
| Input Low Voltage                | V <sub>IL</sub>          | 3.3 V +/-5%   | GND - 0.3 |     | 0.8                   | V     |       |
| Input High Current               | I <sub>IH</sub>          | V <sub>IN</sub> = V <sub>DD</sub>   | -5        |     | 5                     | uA    |       |
| Input Low Current                | I <sub>IL1</sub>         | V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors   | -5        |     |                       | uA    |       |
|                                  | I <sub>IL2</sub>         | V <sub>IN</sub> = 0 V; Inputs with pull-up resistors  | -200      |     |                       | uA    |       |
| Operating Supply Current         | I <sub>DD3.3PLL</sub>    | Full Active, C <sub>L</sub> = Full load;  |           | 175 | 200                   | mA    |       |
|                                  | I <sub>DD3.3ByPass</sub> |   |           | 160 | 175                   | mA    |       |
| Powerdown Current                | I <sub>DD3.3PD</sub>     | all diff pairs driven   |           | 50  | 70                    | mA    |       |
|                                  |                          | all differential pairs tri-stated   |           | 1   | 4                     | mA    |       |
| Input Frequency                  | F <sub>iPLL</sub>        | PLL Mode  | 50        |     | 200                   | MHz   |       |
| Input Frequency                  | F <sub>iBypass</sub>     | Bypass Mode (Revision B/REV ID = 1H)  | 0         |     | 333.33                | MHz   |       |
| Input Frequency                  | F <sub>iBypass</sub>     | Bypass Mode (Revision C/REV ID = 2H)  | 0         |     | 400                   | MHz   |       |
| Pin Inductance <sup>1</sup>      | L <sub>pin</sub>         |   |           |     | 7                     | nH    | 1     |
| Input Capacitance <sup>1</sup>   | C <sub>IN</sub>          | Logic Inputs  | 1.5       |     | 4                     | pF    | 1     |
|                                  | C <sub>OUT</sub>         | Output pin capacitance  |           |     | 4                     | pF    | 1     |
| PLL Bandwidth                    | BW                       | PLL Bandwidth when PLL_BW=0   | 2.4       | 3   | 3.4                   | MHz   | 1     |
|                                  |                          | PLL Bandwidth when PLL_BW=1   | 0.7       | 1   | 1.4                   | MHz   | 1     |
| Clk Stabilization <sup>1,2</sup> | T <sub>STAB</sub>        | From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock |           | 0.5 | 1                     | ms    | 1,2   |
| Modulation Frequency             | fMOD                     | Triangular Modulation   | 30        |     | 33                    | kHz   | 1     |
| Tdrive_SRC_STOP#                 |                          | DIF output enable after SRC_Stop# de-assertion  |           | 10  | 15                    | ns    | 1,3   |
| Tdrive_PD#                       |                          | DIF output enable after PD# de-assertion  |           |     | 300                   | us    | 1,3   |
| Tfall                            |                          | Fall time of PD# and SRC_STOP#  |           |     | 5                     | ns    | 1     |
| Trise                            |                          | Rise time of PD# and SRC_STOP#  |           |     | 5                     | ns    | 2     |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>See timing diagrams for timing requirements.

<sup>3</sup>Time from deassertion until outputs are >200 mV

## Electrical Characteristics - DIF 0.7V Current Mode Differential Pair

 $T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{ V} \pm 5\%$ ;  $C_L = 2\text{pF}$ ,  $R_S = 33.2\Omega$ ,  $R_P = 49.9\Omega$ ,  $I_{REF} = 475\mu\text{A}$ 

| PARAMETER                       | SYMBOL        | CONDITIONS   | MIN  | TYP | MAX  | UNITS    | NOTES |
|---------------------------------|---------------|--|------|-----|------|----------|-------|
| Current Source Output Impedance | $Z_o^1$       | $V_O = V_x$  | 3000 |     |      | $\Omega$ | 1     |
| Voltage High                    | VHigh         | Statistical measurement on single ended signal using oscilloscope math function. | 660  |     | 850  | mV       | 1,3   |
| Voltage Low                     | VLow          |  | -150 |     | 150  |          | 1,3   |
| Max Voltage                     | Vovs          | Measurement on single ended signal using absolute value.                         |      |     | 1150 | mV       | 1     |
| Min Voltage                     | Vuds          |  | -300 |     |      |          | 1     |
| Crossing Voltage (abs)          | Vcross(abs)   |  | 250  |     | 550  | mV       | 1     |
| Crossing Voltage (var)          | d-Vcross      | Variation of crossing over all edges   |      |     | 140  | mV       | 1     |
| Long Accuracy                   | ppm           | see Tperiod min-max values   |      |     | 0    | ppm      | 1,2   |
| Rise Time                       | $t_r$         | $V_{OL} = 0.175\text{V}$ , $V_{OH} = 0.525\text{V}$                              | 175  |     | 700  | ps       | 1     |
| Fall Time                       | $t_f$         | $V_{OH} = 0.525\text{V}$ , $V_{OL} = 0.175\text{V}$                              | 175  |     | 700  | ps       | 1     |
| Rise Time Variation             | d- $t_r$      |  |      |     | 125  | ps       | 1     |
| Fall Time Variation             | d- $t_f$      |  |      |     | 125  | ps       | 1     |
| Duty Cycle                      | $d_{t3}$      | Measurement from differential waveform   | 45   |     | 55   | %        | 1     |
| Skew                            | $t_{sk3}$     | $V_T = 50\%$   |      |     | 50   | ps       | 1     |
| Jitter, Cycle to cycle          | $t_{jyc-cyc}$ | PLL mode,<br>Measurement from differential waveform                              |      |     | 50   | ps       | 1     |
|                                 |               | BYPASS mode as additive jitter   |      |     | 50   | ps       | 1     |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements

<sup>3</sup> $I_{REF} = V_{DD}/(3 \times R_R)$ . For  $R_R = 475\Omega$  (1%),  $I_{REF} = 2.32\text{mA}$ .  $I_{OH} = 6 \times I_{REF}$  and  $V_{OH} = 0.7\text{V}$  @  $Z_O = 50\Omega$ .





**ICS9DB801C**  
**Eight Output Differential Buffer for PCI Express (50-200MHz)**

| SRC Reference Clock                             |                    |      |        |
|---|--------------------|------|--------|
| Common Recommendations for Differential Routing | Dimension or Value | Unit | Figure |
| L1 length, Route as non-coupled 50 ohm trace.   | 0.5 max            | inch | 1      |
| L2 length, Route as non-coupled 50 ohm trace.   | 0.2 max            | inch | 1      |
| L3 length, Route as non-coupled 50 ohm trace.   | 0.2 max            | inch | 1      |
| Rs  | 33                 | ohm  | 1      |
| Rt  | 49.9               | ohm  | 1      |

| Down Device Differential Routing  | Dimension or Value  | Unit | Figure |
|---|---------------------|------|--------|
| L4 length, Route as coupled <b>microstrip</b> 100 ohm differential trace. | 2 min to 16 max     | inch | 1      |
| L4 length, Route as coupled <b>stripline</b> 100 ohm differential trace.  | 1.8 min to 14.4 max | inch | 1      |


| Differential Routing to PCI Express Connector                             | Dimension or Value    | Unit | Figure |
|---|-----------------------|------|--------|
| L4 length, Route as coupled <b>microstrip</b> 100 ohm differential trace. | 0.25 to 14 max        | inch | 2      |
| L4 length, Route as coupled <b>stripline</b> 100 ohm differential trace.  | 0.225 min to 12.6 max | inch | 2      |



Alternative termination for LVDS and other common differential signals. Figure 3.

| Vdiff  | Vp-p  | Vcm  | R1 | R2   | R3   | R4  | Note                           |
|--------|-------|------|----|------|------|-----|--------------------------------|
| 0.45 v | 0.22v | 1.08 | 33 | 150  | 100  | 100 |                                |
| 0.58   | 0.28  | 0.6  | 33 | 78.7 | 137  | 100 |                                |
| 0.80   | 0.40  | 0.6  | 33 | 78.7 | none | 100 | ICS874003i-02 input compatible |
| 0.60   | 0.3   | 1.2  | 33 | 174  | 140  | 100 | Standard LVDS                  |


R1a = R1b = R1



R2a = R2b = R2

Cable connected AC coupled application, figure 4

| Component | Value       | Note |
|-----------|-------------|------|
| R5a,R5b   | 8.2K 5%     |      |
| R6a,R6b   | 1K 5%       |      |
| Cc        | 0.1 uF      |      |
| Vcm       | 0.350 volts |      |



Figure\_4.

## General SMBus serial interface information for the ICS9DB801C

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address  $DC_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**  
(see Note 2)
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address  $DC_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address  $DD_{(H)}$
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if  $X_{(H)}$  was written to byte 0).**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Write Operation |           |                      |
|-----------------------------|-----------|----------------------|
| Controller (Host)           |           | ICS (Slave/Receiver) |
| T                           | starT bit |                      |
| Slave Address $DC_{(H)}$    |           |                      |
| WR                          | WRite     |                      |
|                             |           | ACK                  |
| Beginning Byte = N          |           |                      |
|                             |           | ACK                  |
| Data Byte Count = X         |           |                      |
|                             |           | ACK                  |
| Beginning Byte N            | X Byte    |                      |
|                             |           | ACK                  |
| ◊                           |           | ◊                    |
| ◊                           |           | ◊                    |
| ◊                           |           | ◊                    |
| Byte N + X - 1              |           |                      |
|                             |           | ACK                  |
| P                           | stoP bit  |                      |

| Index Block Read Operation |                 |                      |
|----------------------------|-----------------|----------------------|
| Controller (Host)          |                 | ICS (Slave/Receiver) |
| T                          | starT bit       |                      |
| Slave Address $DC_{(H)}$   |                 |                      |
| WR                         | WRite           |                      |
|                            |                 | ACK                  |
| Beginning Byte = N         |                 |                      |
|                            |                 | ACK                  |
| RT                         | Repeat starT    |                      |
| Slave Address $DD_{(H)}$   |                 |                      |
| RD                         | ReaD            |                      |
|                            |                 | ACK                  |
|                            |                 | Data Byte Count = X  |
| ACK                        |                 |                      |
| ACK                        |                 | Beginning Byte N     |
| ◊                          |                 | ◊                    |
| ◊                          |                 | ◊                    |
| ◊                          |                 | ◊                    |
|                            |                 | Byte N + X - 1       |
| N                          | Not acknowledge |                      |
| P                          | stoP bit        |                      |

**SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)**

| Byte 0 | Pin # | Name      | Control Function       | Type | 0        | 1      | PWD |
|--------|-------|-----------|------------------------|------|----------|--------|-----|
| Bit 7  | -     | PD_Mode   | PD# drive mode         | RW   | driven   | Hi-Z   | 0   |
| Bit 6  | -     | STOP_Mode | SRC_Stop# drive mode   | RW   | driven   | Hi-Z   | 0   |
| Bit 5  | -     | Reserved  | Reserved               | RW   | Reserved |        | X   |
| Bit 4  | -     | Reserved  | Reserved               | RW   | Reserved |        | X   |
| Bit 3  | -     | Reserved  | Reserved               | RW   | Reserved |        | X   |
| Bit 2  | -     | PLL_BW#   | Select PLL BW          | RW   | High BW  | Low BW | 1   |
| Bit 1  | -     | BYPASS#   | BYPASS#/PLL            | RW   | fan-out  | ZDB    | 1   |
| Bit 0  | -     | SRC_DIV#  | SRC Divide by 2 Select | RW   | x/2      | 1x     | 1   |

**SMBus Table: Output Control Register**

| Byte 1 | Pin # | Name  | Control Function | Type | 0       | 1      | PWD |
|--------|-------|-------|------------------|------|---------|--------|-----|
| Bit 7  | 42,41 | DIF_7 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 6  | 38,37 | DIF_6 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 5  | 34,33 | DIF_5 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 4  | 30,29 | DIF_4 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 3  | 20,21 | DIF_3 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 2  | 16,17 | DIF_2 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 1  | 12,13 | DIF_1 | Output Control   | RW   | Disable | Enable | 1   |
| Bit 0  | 8,9   | DIF_0 | Output Control   | RW   | Disable | Enable | 1   |

**SMBus Table: Output Control Register**

| Byte 2 | Pin # | Name  | Control Function | Type | 0        | 1         | PWD |
|--------|-------|-------|------------------|------|----------|-----------|-----|
| Bit 7  | 42,41 | DIF_7 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 6  | 38,37 | DIF_6 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 5  | 34,33 | DIF_5 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 4  | 30,29 | DIF_4 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 3  | 20,21 | DIF_3 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 2  | 16,17 | DIF_2 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 1  | 12,13 | DIF_1 | Output Control   | RW   | Free-run | Stoppable | 0   |
| Bit 0  | 8,9   | DIF_0 | Output Control   | RW   | Free-run | Stoppable | 0   |

**SMBus Table: Output Control Register**

| Byte 3 | Pin # | Name | Control Function | Type | 0        | 1 | PWD |
|--------|-------|------|------------------|------|----------|---|-----|
| Bit 7  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 6  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 5  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 4  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 3  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 2  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 1  |       |      | Reserved         | RW   | Reserved |   | X   |
| Bit 0  |       |      | Reserved         | RW   | Reserved |   | X   |

**SMBus Table: Vendor & Revision ID Register**

| Byte 4 | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|-------|------|------------------|------|---|---|-----|
| Bit 7  | -     | RID3 | REVISION ID      | R    | - | - | X   |
| Bit 6  | -     | RID2 |                  | R    | - | - | X   |
| Bit 5  | -     | RID1 |                  | R    | - | - | X   |
| Bit 4  | -     | RID0 |                  | R    | - | - | X   |
| Bit 3  | -     | VID3 | VENDOR ID        | R    | - | - | 0   |
| Bit 2  | -     | VID2 |                  | R    | - | - | 0   |
| Bit 1  | -     | VID1 |                  | R    | - | - | 0   |
| Bit 0  | -     | VID0 |                  | R    | - | - | 1   |

**SMBus Table: DEVICE ID**

| Byte 5 | Pin # | Name              | Control Function | Type | 0        | 1 | PWD |
|--------|-------|-------------------|------------------|------|----------|---|-----|
| Bit 7  | -     | Device ID 7 (MSB) |                  | R    | Reserved |   | 1   |
| Bit 6  | -     | Device ID 6       |                  | R    | Reserved |   | 0   |
| Bit 5  | -     | Device ID 5       |                  | R    | Reserved |   | 0   |
| Bit 4  | -     | Device ID 4       |                  | R    | Reserved |   | 0   |
| Bit 3  | -     | Device ID 3       |                  | R    | Reserved |   | 0   |
| Bit 2  | -     | Device ID 2       |                  | R    | Reserved |   | 0   |
| Bit 1  | -     | Device ID 1       |                  | R    | Reserved |   | 0   |
| Bit 0  | -     | Device ID 0       |                  | R    | Reserved |   | 1   |

**SMBus Table: Byte Count Register**

| Byte 6 | Pin # | Name | Control Function  | Type | 0 | 1 | PWD |
|--------|-------|------|---|------|---|---|-----|
| Bit 7  | -     | BC7  | Writing to this register configures how many bytes will be read back. | RW   | - | - | 0   |
| Bit 6  | -     | BC6  |   | RW   | - | - | 0   |
| Bit 5  | -     | BC5  |   | RW   | - | - | 0   |
| Bit 4  | -     | BC4  |   | RW   | - | - | 0   |
| Bit 3  | -     | BC3  |   | RW   | - | - | 0   |
| Bit 2  | -     | BC2  |   | RW   | - | - | 1   |
| Bit 1  | -     | BC1  |   | RW   | - | - | 1   |
| Bit 0  | -     | BC0  |   | RW   | - | - | 1   |


Note: Polarities in timing diagrams are shown OE\_INV = 0. They are similar to OE\_INV = 1.

**PD#, Power Down**

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


**PD# Assertion**

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with  $2 \times I_{REF}$  and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



**PD# De-assertion**

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC\_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 us of PD# de-assertion.



## SRC\_STOP#

The SRC\_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC\_IN for this input to work properly. The SRC\_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


### SRC\_STOP# - Assertion

Asserting SRC\_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC\_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with  $6 \times I_{REF}$ . DIF# is not driven, but pulled low by the termination. When the SRC\_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.


### SRC\_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC\_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.


#### SRC\_STOP\_1 (SRC\_Stop = Driven, PD = Driven)




#### SRC\_STOP\_2 (SRC\_Stop = Tri-state, PD = Driven)



**SRC\_STOP\_3 (SRC\_Stop = Driven, PD = Tristate)**




**SRC\_STOP\_4 (SRC\_Stop = Tristate, PD = Tristate)**





**ICS9DB801C**  
**Eight Output Differential Buffer for PCI Express (50-200MHz)**



| SYMBOL | In Millimeters<br>COMMON DIMENSIONS |       | In Inches<br>COMMON DIMENSIONS |       |
|--------|-------------------------------------|-------|--------------------------------|-------|
|        | MIN                                 | MAX   | MIN                            | MAX   |
| A      | 2.41                                | 2.80  | .095                           | .110  |
| A1     | 0.20                                | 0.40  | .008                           | .016  |
| b      | 0.20                                | 0.34  | .008                           | .0135 |
| c      | 0.13                                | 0.25  | .005                           | .010  |
| D      | SEE VARIATIONS                      |       | SEE VARIATIONS                 |       |
| E      | 10.03                               | 10.68 | .395                           | .420  |
| E1     | 7.40                                | 7.60  | .291                           | .299  |
| e      | 0.635 BASIC                         |       | 0.025 BASIC                    |       |
| h      | 0.38                                | 0.64  | .015                           | .025  |
| L      | 0.50                                | 1.02  | .020                           | .040  |
| N      | SEE VARIATIONS                      |       | SEE VARIATIONS                 |       |
| alpha  | 0°                                  | 8°    | 0°                             | 8°    |

**VARIATIONS**

| N  | D mm. |       | D (inch) |      |
|----|-------|-------|----------|------|
|    | MIN   | MAX   | MIN      | MAX  |
| 48 | 15.75 | 16.00 | .620     | .630 |

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

**Ordering Information**


**ICS9DB801CFLFT**

Example:

**ICS XXXX C F LFT**

- \_\_\_\_\_ Designation for tape and reel packaging
- \_\_\_\_\_ Lead Free, RoHS Compliant
- \_\_\_\_\_ Package Type  
F = SSOP
- \_\_\_\_\_ Revision Designator
- \_\_\_\_\_ Device Type (consists of 3 to 7 digit numbers)
- \_\_\_\_\_ Prefix  
ICS = Standard Device

**ICS9DB801C**  
**Eight Output Differential Buffer for PCI Express (50-200MHz)**



**48-Lead, 6.10 mm. Body, 0.50 mm. Pitch TSSOP**  
**(240 mil) (20 mil)**

| SYMBOL | In Millimeters<br>COMMON DIMENSIONS |      | In Inches<br>COMMON DIMENSIONS |      |
|--------|-------------------------------------|------|--------------------------------|------|
|        | MIN                                 | MAX  | MIN                            | MAX  |
| A      | --                                  | 1.20 | --                             | .047 |
| A1     | 0.05                                | 0.15 | .002                           | .006 |
| A2     | 0.80                                | 1.05 | .032                           | .041 |
| b      | 0.17                                | 0.27 | .007                           | .011 |
| c      | 0.09                                | 0.20 | .0035                          | .008 |
| D      | SEE VARIATIONS                      |      | SEE VARIATIONS                 |      |
| E      | 8.10 BASIC                          |      | 0.319 BASIC                    |      |
| E1     | 6.00                                | 6.20 | .236                           | .244 |
| e      | 0.50 BASIC                          |      | 0.020 BASIC                    |      |
| L      | 0.45                                | 0.75 | .018                           | .030 |
| N      | SEE VARIATIONS                      |      | SEE VARIATIONS                 |      |
| a      | 0°                                  | 8°   | 0°                             | 8°   |
| aaa    | --                                  | 0.10 | --                             | .004 |

**VARIATIONS**

| N  | D mm. |       | D (inch) |      |
|----|-------|-------|----------|------|
|    | MIN   | MAX   | MIN      | MAX  |
| 48 | 12.40 | 12.60 | .488     | .496 |

Reference Doc.: JEDEC Publication 95, MO-153


10-0039

**Ordering Information**

**ICS9DB801CGLFT**

Example:

**ICS XXXX C G LFT**



**Revision History**

| Rev. | Issue Date | Description   | Page #         |
|------|------------|---|----------------|
| 0.10 | 04/04/05   | 1. Updated Operating Supply Current Spec from Input/Supply/Common Output Parameters table.<br>2. Updated Ordering Information from "Lead Free" to "Annealed Lead Free". | 7,16-17        |
| 0.20 | 04/08/05   | 1. Updated Min/Max BW spec<br>2. Added 50-200MHz nomenclature to data sheet to indicate B rev limits<br>3. Released   | 1, 7           |
| A    | 04/08/05   | Release to Final  |                |
| B    | 09/07/06   | 1. Added Polarity Table.<br>2. Updated Electrical Characteristics.<br>3. Updated LF Ordering Information from "Annealed Lead Free" to "RoHS Compliant".                 | 1, 7,<br>16-17 |
| C    | 08/16/07   | Fixed Typo on TSSOP Ordering Information.   | 18             |

**Innovate with IDT and accelerate your future networks. Contact:**

[www.IDT.com](http://www.IDT.com)

**For Sales**

800-345-7015  
 408-284-8200  
 Fax: 408-284-2775

**For Tech Support**

408-284-6578  
[pcclockhelp@idt.com](mailto:pcclockhelp@idt.com)

**Corporate Headquarters**

Integrated Device Technology, Inc.  
 6024 Silver Creek Valley Road  
 San Jose, CA 95138  
 United States  
 800 345 7015  
 +408 284 8200 (outside U.S.)

**Asia Pacific and Japan**

Integrated Device Technology  
 Singapore (1997) Pte. Ltd.  
 Reg. No. 199707558G  
 435 Orchard Road  
 #20-03 Wisma Atria  
 Singapore 238877  
 +65 6 887 5505

**Europe**

IDT Europe, Limited  
 Prime House  
 Barnett Wood Lane  
 Leatherhead, Surrey  
 United Kingdom KT22 7DE  
 +44 1372 363 339

