

**Description**


The μPD100500 is a very high-speed BiCMOS RAM with full voltage and temperature compensation for a 100K ECL interface. Its unique design uses blended CMOS and bipolar peripheral circuits and N-channel MOS memory cells. The device is organized as 262,144 words by 1 bit and designed with an open-emitter output (noninverted) for low power consumption. Two versions with fast access times of 15 and 20 ns maximum are available in hermetic, 300-mil, 24-pin cerdip packaging.

**Features**

- BiCMOS technology
- 262,144-word x 1-bit organization
- 100K interface ECL with full voltage and temperature compensation
- Noninverted, open-emitter output
- Fast access times of 15 and 20 ns maximum
- Low power consumption
- 300-mil, 24-pin cerdip packaging

**Ordering Information**

Part Number	Access Time (max)	Power Consumption (max)	Package
μPD100500D-15	15 ns	720 mW	24-pin cerdip
D-20	20 ns		

**Pin Configuration****24-Pin Cerdip****26k****Pin Identification**

Symbol	Function
A <sub>0</sub> - A <sub>17</sub>	Address inputs
D <sub>IN</sub>	Data input
D <sub>OUT</sub>	Data output
CS	Chip select
WE	Write enable
V <sub>CC</sub>	Ground
V <sub>EE</sub>	-4.5-volt power supply

**26K-1**


**Absolute Maximum Ratings**

Supply voltage, $V_{EE}$	-7.0 to +0.5 V
Input voltage, $V_{IN}$	$V_{EE}$ to +0.5 V
Output current, $I_{OUT}$	-30 to +0.1 mA
Storage temperature, $T_{STG}$	-65 to +150°C
Storage temperature under bias, $T_{STG}$ (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Capacitance** $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$ 

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance	$C_{IN}$	4		6	pF
Output capacitance	$C_{OUT}$	6		8	pF

**Block Diagram**

63IH-5971B

26 K-2

**DC Characteristics** $T_A = 0 \text{ to } +85^\circ\text{C}$ ;  $V_{EE} = -4.5 \text{ V}$ ; output load = 50 Ω to -2.0 V;  $V_{CC} = 0 \text{ V}$ 

Parameter	Symbol	Min	Max	Unit	Test Conditions
Output voltage, high	$V_{OH}$	-1025	-880	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min}$
Output voltage, low	$V_{OL}$	-1810	-1620	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min}$
Output threshold voltage, high	$V_{OHC}$	-1035		mV	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max}$
Output threshold voltage, low	$V_{OLC}$		-1610	mV	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max}$
Input voltage, high	$V_{IH}$	-1165	-880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	$V_{IL}$	-1810	-1475	mV	Guaranteed input voltage low for all inputs
Input current, high	$I_{IH}$		220	μA	$V_{IN} = V_{IH} \text{ max}$
Input current, low	$I_{IL}$	0.5	170	μA	For CS: $V_{IN} = V_{IL} \text{ min}$
			-50	μA	For all others: $V_{IN} = V_{IL} \text{ min}$
Supply current	$I_{EE}$	-160		mA	All inputs and outputs open

**Notes:**

- (1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

**AC Characteristics** $T_A = 0 \text{ to } +85^\circ\text{C}$ ;  $V_{EE} = -4.5 \text{ V} \pm 5\%$ 

Parameter	Symbol	μPD100500-15			μPD100500-20			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
<b>Read Operation</b>									
Address access time	$t_{AA}$		15			20		ns	
Chip select access time	$t_{ACS}$		10			15		ns	
Chip select recovery time	$t_{RCS}$		10			15		ns	
<b>Write Operation</b>									
Write pulse width	$t_w$	10		15				ns	
Data setup time	$t_{WSD}$	2		3				ns	
Data hold time	$t_{WHD}$	3		3				ns	
Address setup time	$t_{WSA}$	2		2				ns	
Address hold time	$t_{WHA}$	3		3				ns	
Chip select setup time	$t_{WSCS}$	2		2				ns	
Chip select hold time	$t_{WHCS}$	3		3				ns	
Write disable time	$t_{ws}$		10			15		ns	
Write recovery time	$t_{WR}$		18			23		ns	
<b>Output Rise and Fall Times</b>									
Rise time	$t_R$		2		2			ns	
Fall time	$t_F$		2		2			ns	

**Notes:**

- (1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

- (2) Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2.5 ns; input and output timing reference levels = 50%.

26k

26K - 3

Figure 1. Loading Conditions Test Circuit








Figure 2. Input Pulse



**Timing Waveforms****Chip Select Access Cycle**

26k

**Address Access Cycle****Write Cycle**

26K- 5