

## PRELIMINARY INFORMATION

### Description

The μPD100504 is a very high-speed BiCMOS RAM with full voltage and temperature compensation for a 100K ECL interface. Its unique design uses blended CMOS and bipolar peripheral circuits and N-channel MOS memory cells. The device is organized as 65,536 words by 4 bits and designed with an open-emitter output (noninverted) for low power consumption. A fast access time of 15 ns maximum is available in hermetic, 400-mil, 32-pin cerdip packaging.

### Features


- BiCMOS technology
- 65,536-word x 4-bit organization
- 100K interface ECL with full voltage and temperature compensation
- Noninverted, open-emitter output
- Fast access time of 15 ns maximum
- Low power consumption
- 400-mil, 32-pin cerdip packaging

### Ordering Information

Part Number	Access Time (max)	Power Consumption (max)	Package
μPD100504D-15	15 ns	810 mW	32-pin cerdip

### Pin Configuration

#### 32-Pin Cerdip



83YL-7193A

### Pin Identification

Symbol	Function
A <sub>0</sub> - A <sub>15</sub>	Address inputs
D <sub>I1</sub> - D <sub>I4</sub>	Data inputs
D <sub>O1</sub> - D <sub>O4</sub>	Data outputs
CS	Chip select
WE	Write enable
V <sub>CC</sub> , V <sub>CQA</sub>	Ground
V <sub>EE</sub>	-4.5-volt power supply
NC	No connection


**Absolute Maximum Ratings**

Supply voltage, $V_{EE}$	-7.0 to +0.5 V
Input voltage, $V_{IN}$	$V_{EE}$ to +0.5 V
Output current, $I_{OUT}$	-30 to +0.1 mA
Storage temperature, $T_{STG}$	-65 to +150°C
Storage temperature under bias, $T_{STG}$ (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Capacitance** $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$ 

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance	$C_{IN}$	4		6	pF
Output capacitance	$C_{OUT}$	6		8	pF

**Block Diagram**

83YL-7191B

**DC Characteristics** $T_A = 0 \text{ to } +85^\circ\text{C}$ ;  $V_{EE} = -4.5 \text{ V} \pm 5\%$ ; output load =  $50 \Omega$  to  $-2.0 \text{ V}$ ;  $V_{CC} = 0 \text{ V}$ 

Parameter	Symbol	Min	Max	Unit	Test Conditions
Output voltage, high	$V_{OH}$	-1025	-880	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min
Output voltage, low	$V_{OL}$	-1810	-1620	mV	$V_{IN} = V_{IH}$ max or $V_{IL}$ min
Output threshold voltage, high	$V_{OHC}$	-1035		mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max
Output threshold voltage, low	$V_{OLC}$		-1610	mV	$V_{IN} = V_{IH}$ min or $V_{IL}$ max
Input voltage, high	$V_{IH}$	-1165	-880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	$V_{IL}$	-1810	-1475	mV	Guaranteed input voltage low for all inputs
Input current, high	$I_{IH}$		220	$\mu\text{A}$	$V_{IN} = V_{IH}$ max
Input current, low	$I_{IL}$	0.5	170	$\mu\text{A}$	For CS: $V_{IN} = V_{IL}$ min
			-50	$\mu\text{A}$	For all others: $V_{IN} = V_{IL}$ min
Supply current	$I_{EE}$	-180		mA	All inputs and outputs open

**Notes:**

- (1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

**AC Characteristics** $T_A = 0 \text{ to } +85^\circ\text{C}$ ;  $V_{EE} = -4.5 \text{ V} \pm 5\%$ ;  $V_{CC} = 0 \text{ V}$ 


Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<i>Read Operation</i>						
Address access time	$t_{AA}$			15	ns	
Chip select access time	$t_{ACS}$			10	ns	
Chip select recovery time	$t_{RCs}$			10	ns	
<i>Write Operation</i>						
Write pulse width	$t_W$	10			ns	
Data setup time	$t_{WSD}$	2			ns	
Data hold time	$t_{WHD}$	3			ns	
Address setup time	$t_{WSA}$	2			ns	
Address hold time	$t_{WHA}$	3			ns	
Chip select setup time	$t_{WCS}$	2			ns	
Chip select hold time	$t_{WHCS}$	3			ns	
Write disable time	$t_{WS}$			10	ns	
Write recovery time	$t_{WR}$			18	ns	
<i>Output Rise and Fall Times</i>						
Rise time	$t_R$		2		ns	
Fall time	$t_F$		2		ns	

**Notes:**


- (1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



- (2) Input pulse levels =  $-1.7$  to  $-0.9 \text{ V}$ ; input rise and fall times (measured between 20% and 80% or 80% and 20%) =  $2.0 \text{ ns}$ ; input and output timing reference levels = 50%.

**Figure 1. Loading Conditions Test Circuit**



**Figure 2. Input Pulse**



**Timing Waveforms****Chip Select Access Cycle****Address Access Cycle****Write Cycle**