

FEATURES


- 3.3V and 5V power supply options
- 265ps propagation delay
- 5ps skew between outputs
- High bandwidth output transitions
- Internal 75KΩ input pull-down resistors
- Replaces SY10/100EL11
- Improved output waveform characteristics
- ESD protection of 2000V
- Available in 8-pin SOIC package

DESCRIPTION

The SY10/100EL11V are 1:2 differential fanout gates. These devices are functionally similar to the E111A/L devices, with higher performance capabilities. Having within-device skews and output transition times significantly improved over the E111A/L, the EL11V is ideally suited for those applications which require the ultimate in AC performance.

The differential inputs of the EL11V employ clamping circuitry to maintain stability under open input conditions. If the inputs are left open (pulled to VEE), the Q outputs will go LOW.

PIN CONFIGURATION/BLOCK DIAGRAM



**SOIC
TOP VIEW**

PIN NAMES

Pin	Function
D	Data Inputs
Q0, Q1	Data Outputs

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{EE}	Power Supply Current	—	26	31	15	26	31	15	26	31	15	26	31	mA
	10EL	—	26	31	15	26	31	15	26	31	15	30	36	
I _{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	—	—	150	μA

NOTE:

1. Parametric values specified at: 10/100EL11V Series: -3.0V to -5.5V.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t _{PLH} t _{PHL}	Propagation Delay to Output D	135	260	385	185	260	335	190	265	340	215	290	365	ps
t _{skew}	Within-Device Skew ⁽²⁾	—	5	—	—	5	20	—	5	20	—	5	20	ps
	Duty Cycle Skew ⁽³⁾	—	5	—	—	5	20	—	5	20	—	5	20	
V _{PP}	Minimum Input Swing ⁽⁴⁾	150	—	—	150	—	—	150	—	—	150	—	—	mV
V _{CMR}	Common Mode Range ⁽⁵⁾	-1.3	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	V
t _r t _f	Output Rise/Fall Times Q (20% to 80%)	100	225	350	100	225	350	100	225	350	100	225	350	ps

NOTES:

1. Parametric values specified at: 10/100EL11V Series: -3.0V to -5.5V.
2. Within-device skew defined as identical transitions on similar paths through a device.
3. Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.
4. Minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈40.
5. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V. The lower end of the CMR range varies 1:1 with V_{EE}. The numbers in the spec table assume a nominal V_{EE} = -3.3V. Note for PECL operation, the V_{CMR} (min) will be fixed at 3.3V - |V_{CMR} (min)|.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	V _{EE} Range (V)
SY10EL11VZC	Z8-1	Commercial	-3.0 to -5.5
SY10EL11VZCTR	Z8-1	Commercial	-3.0 to -5.5
SY100EL11VZC	Z8-1	Commercial	-3.0 to -5.5
SY100EL11VZCTR	Z8-1	Commercial	-3.0 to -5.5

8 LEAD PLASTIC SOIC (Z8-1)

FILE/REV #: PD0032A03

PD/0032/ASCORP


PAGE 1 OF 1

REV.	REVISION DESCRIPTION	DATE
00	NEW OUTLINE DRAWING.	01/20/94
01	CONVERT TO AUTOCAD. REFERENCE AMKOR DWG. NO. 00019	12/14/95
02	REV.05. MAKE (A) SAME AS JEDEC.	
03	ADDED LEAD WIDTH AND PITCH DIMENSIONS. CORRECTED TYPOS.	03/12/97
03	CONVERT DWG TO REL.1.3 AND ONE PAGE DOCUMENT.	02/20/98

TOP VIEW


END VIEW

BOTTOM VIEW



NOTES:

1. DIMENSIONS ARE IN INCHES[MM].
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.006[0.152] PER SIDE.



SYNERGY
SEMICONDUCTOR

3250 SCOTT BOULEVARD
SANTA CLARA, CA. 95054
TEL: 408-980-9191
FAX: 408-567-7878

APPROVALS	DATE	APPROVALS	DATE	SIZE	8 LEAD PLASTIC SOIC (.150" WIDE)
ORIGINATOR: TERMIN G. URRUTIA	02/23/98	QUALITY: MARSHALL WILDER		A	PACKAGE OUTLINE
CHK'D: WON CHANG		DOCUMENT CONTROL: BRIAN SANFILIPPO			
RELEASE DATE:					

THESE SPECIFICATIONS ARE THE PROPERTY OF SYNERGY SEMICONDUCTOR, ARE ISSUED IN STRICT CONFIDENCE AND SHALL NOT BE REPRODUCED, COPIED, OR USED AS THE BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS WITHOUT WRITTEN PERMISSION.

SCALE: N/A
REVISION: 03