D

# T54LS573/574 T74LS573/574

# LOW POWER SCHOTTKY INTEGRATED CIRCUITS

T-46-07-11

67C 16523

LS573 - OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS LS574 - OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS


DESCRIPTION

The T54LS/T74LS573 is an Octal D-Type Latch with 3-State Outputs designed for bus organised system applications. When Latch Enable (LE) is High the data appears transparent to the flip-flop when it is Low the data is latched. When the output Enable goes Low the data appears on the bus, when it goes HIGH the bus output is in the high impedance state. The LS573 is functionally identical to the I S373, but has different pinouts.

impedance state. The LS573 is functionally identical to the LS373, but has different pinouts. The T54LS/T74LS574 is an octal D-Type flip-flop with 3-State Outputs designed for bus oriented applications. It is composed of a buffered clock and an output Enable common to all flip-flops. The LS574 is functionally identical to the LS374 except for the pinouts.

 INPUT AND OUTPUT ON OPPOSITE SIDES OF PACKAGE ALLOWING EASY INTERFACE WITH MICROPROCESSORS

# PRELIMINARY DATA Plastic Package M1 Micro Package ORDERING NUMBERS: T54LSXXX D2 T74LSXXX D1 T74LSXXX B1 PRELIMINARY DATA D1/D2 Ceramic Package Carrier ORDERING NUMBERS: T54LSXXX D1 T74LSXXX B1



### PIN NAMES

D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Lactch Enable (Active HIGH) Input
СР	Clock (Active HIGH going edge) Input
ŌĒ	Output Enable (Active LOW) Input
00-07	Outputs

7/85

3333


G = 10

67C 15524


T-46-07-11



### **CHIP CARRIER**



### LOGIC SYMBOL



### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	-0.5 to 7	V
	Input Voltage, Applied to Input	Input -0,5 to 15	
Vo	Output Voltage, Applied to Output	-0.5 to 10	V
- lj	Input Current, Into Inputs	-30 to 5	mA
lo	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



67C 16525

T-46-07-11

### **GUARANTEED OPERATING RANGES**

D. A. W b		Townselves		
Part Numbers	Min	Тур	Max	Temperature
T54LS573/574D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS573/574XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

	Parameter Input HIGH Voltage		Limits			Test Conditions		11-11-
Symbol			Min.	Тур.	Max.	(Note 1)  Guaranteed input HIGH Voltage for all inputs		Units
V <sub>IH</sub>			2.0					
V <sub>IL</sub>	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs		v
		74			0.8			
V <sub>CD</sub>	Input Clamp Diode Vo		- 0.65	- 1.5	V <sub>CC</sub> = MIN,I <sub>IN</sub> = -18mA		٧	
V <sub>OH</sub> Ou	Output HIGH Voltage	54	2.4	3.4		$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IH}$ or		v
		74	2.4	3.1		VIL per Truth	L per Truth Table	
V <sub>OL</sub> Outpu	Output LOW Voltage	54,74		0.25	0.4	I <sub>OL</sub> = 12mA	V <sub>CC</sub> = MiN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	V
	-	74		0.35	0.5	I <sub>OL</sub> = 24mA		
lozh	Output Off Current HIGH				20	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.4V		μА
lozL	Output Off Current LOW				-20	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.4V		μА
IIH	Input HIGH Current				20 0.1	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0V		μA mA
I <sub>IL</sub>	Input LOW Current			-0.4	V <sub>CC</sub> = MAX,V <sub>IN</sub> = 0.4V		mA	
los	Output Short Circuit Current (Note 2)		. <b>– 30</b>		130	V <sub>CC</sub> = MAX		mA
Icc	Power Supply Current				40	V <sub>CC</sub> = MAX		mA

Notes:

1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2) Not more than one output should be shorted at a time. 3) Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ 


67C 16544


<u>.</u>

T-90-20


Packages


14-LEAD PLASTIC DIP







14-LEAD CERAMIC DIP





16-LEAD PLASTIC DIP





0606

A-13


# **Packages**


67C 16545

D


T-90-20


16-LEAD CERAMIC DIP







### **20-LEAD PLASTIC DIP**





### **20-LEAD CERAMIC DIP**





0607

A-14


67C 16546


D

T-90-20


**∂**ackages


### 24-LEAD PLASTIC DIP






### 24-LEAD CERAMIC DIP





### CHIP CARRIER 20 LEAD PLASTIC





0608

B-01


**Packages** 


67C 16547

D


T-90-20


14-LEAD PLASTIC DIP MICROPACKAGE





16-LEAD PLASTIC DIP MICROPACKAGE





NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

0609

B-02

## **Surface Mounted**

67C 16548

n

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages.

The advantages given by using these devices are:

### **PWB Reduction**

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

### **Assembly Cost Reduction**

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

### Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic
- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

# Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propogation delay between the external pins, with respect to the standard type.

### **Assembly Without Board Holes**

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

