

100-Pin TQFP Commercial Temp Industrial Temp

9Mb Pipelined and Flow Through Synchronous NBT SRAM

250 MHz-133 MHz 2.5 V or 3.3 V V_{DD} 2.5 V or 3.3 V I/O

Features

- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs
- 2.5 V or 3.3 V +10%/-10% core power supply
- 2.5 V or 3.3 V I/O supply
- User-configurable Pipeline and Flow Through mode
- LBO pin for Linear or Interleave Burst mode
- Pin compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package

		-250	-225	-200	-166	-150	-133	Unit
Pipeline	t _{KQ}	2.5	2.7	3.0	3.4	3.8	4.0	ns
3-1-1-1	tCycle	4.0	4.4	5.0	6.0	6.7	7.5	ns
3.3 V	Curr (x18)	280	255	230	200	185	165	mΑ
J.J V	Curr (x32/x36)	330	300	270	230	215	190	mΑ
2.5 V	Curr (x18)	275	250	230	195	180	165	mΑ
Z.J V	Curr (x32/x36)	320	295	265	225	210	185	mΑ
Flow	t _{KQ}	5.5	6.0	6.5	7.0	7.5	8.5	ns
Through 2-1-1-1	tCycle	5.5	6.0	6.5	7.0	7.5	8.5	ns
3.3 V	Curr (x18)	175	165	160	150	145	135	mΑ
3.3 V	Curr (x32/x36)	200	190	180	170	165	150	mΑ
2.5 V	Curr (x18)	175	165	160	150	145	135	mΑ
Z.3 V	Curr (x32/x36)	200	190	180	170	165	150	mΑ

Functional Description


The GS880Z18/36AT is a 9Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS880Z18/36AT may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, meaning that in addition to the rising edge triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.


The GS880Z18/36AT is implemented with GSI's high performance CMOS technology and is available in a JEDEC-Standard 100-pin TQFP package.

Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles






GS880Z18AT Pinout





GS880Z36AT Pinout






GS880Z18/36AT-250/225/200/166/150/133

100-Pin TQFP Pin Descriptions

Symbol	Туре	Description
A0, A1	In	Burst Address Inputs; Preload the burst counter
A2-A17	ln	Address Inputs
A18	ln	Address Input (x18 Version Only)
CK	ln	Clock Input Signal
BA	ln	Byte Write signal for data inputs DQA1-DQA9; active low
BB	ln	Byte Write signal for data inputs DQ _{B1} –DQ _{B9} ; active low
Bc	ln	Byte Write signal for data inputs DQc1-DQc9; active low
BD	ln	Byte Write signal for data inputs DQp1-DQp9; active low
W	ln	Write Enable; active low
E ₁	ln	Chip Enable; active low
E2	ln	Chip Enable; Active High. For self decoded depth expansion
E ₃	ln	Chip Enable; Active Low. For self decoded depth expansion
G	ln	Output Enable; active low
ADV	ln	Advance/Load; Burst address counter control pin
CKE	ln	Clock Input Buffer Enable; active low
NC	_	No Connect
DQa1—DQa9	I/O	Byte A Data Input and Output pins
DQB1—DQB9	I/O	Byte B Data Input and Output pins
DQc1-DQc9	I/O	Byte C Data Input and Output pins
DQD1-DQD9	I/O	Byte D Data Input and Output pins
ZZ	ln	Power down control; active high
FT	ln	Pipeline/Flow Through Mode Control; active low
LBO	ln	Linear Burst Order; active low
V _{DD}	ln	Core power supply
V _{SS}	ln	Ground
V _{DDQ}	ln	Output driver power supply



GS880Z18/36A NBT SRAM Functional Block Diagram





Functional Details

Clocking

Deassertion of the Clock Enable (\overline{CKE}) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/ $\overline{\text{Load}}$ pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ($\overline{\text{E}}_1$, $\overline{\text{E}}_2$ and $\overline{\text{E}}_3$). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	BA	B _B	Bc	BD
Read	Н	Х	Х	Х	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: \overline{CKE} is asserted Low, all three chip enables (\overline{E}_1 , E_2 , and \overline{E}_3) are active, the write enable input signals \overline{W} is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs $(\overline{B}A, \overline{B}B, \overline{B}C, \& \overline{B}D)$ determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock

Rev: 1.02 9/2002 6/25 © 2001, Giga Semiconductor, Inc.



Synchronous Truth Table


Operation	Туре	Address	E ₁	E ₂	E ₃	ZZ	ADV	W	Вх	G	CKE	СК	DQ	Notes
Deselect Cycle, Power Down	D	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Х	Х	Н	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Х	L	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	Х	Х	Х	L	Н	Χ	Х	Χ	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	Н	L	L	L	Н	Х	L	L	L-H	Q	
Read Cycle, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	Х	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	Н	L	L	L	Н	Х	Н	L	L-H	High-Z	2
Dummy Read, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	Х	Н	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	Н	L	L	L	L	L	Χ	L	L-H	D	3
Write Cycle, Continue Burst	В	Next	Х	Х	Х	L	Н	Χ	L	Χ	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	Н	L	L	L	L	Н	Χ	L	L-H	High-Z	2,3
Write Abort, Continue Burst	В	Next	Χ	Х	Х	L	Н	Χ	Н	Χ	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	Х	Х	Х	L	Х	Χ	Х	Χ	Н	L-H	-	4
Sleep Mode		None	Χ	Χ	Χ	Н	Х	Χ	Χ	Χ	Х	Χ	High-Z	


Notes:

- 1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
- 2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no write operation is performed.
- 3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- 4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; L = Logic Low; \overline{Bx} = High = All Byte Write signals are high; \overline{Bx} = Low = One or more Byte/Write signals are Low
- 6. All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting CKE high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



Pipeline and Flow Through Read Write Control State Diagram






Current State and Next State Definition for Pipeline and Flow Through Read/Write Control State Diagram

Rev: 1.02 9/2002 8/25 © 2001, Giga Semiconductor, Inc.




Pipeline Mode Data I/O State Diagram



Input Command Code f Transition Transition Current State (n) Intermediate State (N+1) Next State (n+2)

Notes:

- The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.





Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Rev: 1.02 9/2002 9/25 © 2001, Giga Semiconductor, Inc.




Flow Through Mode Data I/O State Diagram





Notes

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram

Rev: 1.02 9/2002 10/25 © 2001, Giga Semiconductor, Inc.



Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin (\overline{LBO}) . When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	IRO	L	Linear Burst
Durst Order Control	LBO _	Н	Interleaved Burst
Power Down Control	77	L or NC	Active
Power Down Control		Н	Standby, I _{DD} = I _{SB}

Note:

There is a pull-up device on the and \overline{FT} pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a deselect or read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the \overline{FT} signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Pin 66, a No Connect (NC) on GSI's GS880Z18A/36 NBT SRAM, the Parity Error open drain output on GSI's GS881Z18/36A NBT SRAM, is often marked as a power pin on other vendor's NBT compatible SRAMs. Specifically, it is marked V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. Users of GSI NBT devices who are not actually using the ByteSafeTM parity feature may want to design the board site for the RAM with Pin 66 tied high through a 1k ohm resistor in Pipeline mode applications or tied low in Flow Through mode applications in order to keep the option to use non-configurable devices open. By using the pull-up resistor, rather than tying the pin to one of the power rails, users interested in upgrading to GSI's ByteSafe NBT SRAMs (GS881Z18/36A), featuring Parity Error detection and JTAG Boundary Scan, will be ready for connection to the active low, open drain Parity Error output driver at Pin 66 on GSI's TQFP ByteSafe RAMs.



Absolute Maximum Ratings

(All voltages reference to $V_{\rm SS}$)

Symbol	Description	Value	Unit
V_{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V_{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 4.6	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	$-0.5 \text{ to V}_{DDQ} + 0.5 \ (\leq 4.6 \text{ V max.})$	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\leq 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/20	mA
l _{out}	Output Current on Any I/O Pin	+/20	mA
P_{D}	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.



Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V _{DD3}	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V	
3.3 V V _{DDQ} I/O Supply Voltage	V _{DDQ3}	3.0	3.3	3.6	V	
2.5 V V _{DDQ} I/O Supply Voltage	V _{DDQ2}	2.3	2.5	2.7	V	

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ3} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	2.0	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.8	V	1
V _{DDQ} I/O Input High Voltage	V _{IHQ}	2.0	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V _{ILQ}	-0.3	_	0.8	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V_{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	_	0.3*V _{DD}	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Rev: 1.02 9/2002 14/25 © 2001, Giga Semiconductor, Inc.




Recommended Operating Temperatures

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T _A	–40	25	85	°C	2


Note:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\Theta JA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

Notes:

- Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

Rev: 1.02 9/2002 15/25 © 2001, Giga Semiconductor, Inc.




AC Test Conditions

Parameter	Conditions
Input high level	V _{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V _{DD} /2
Output reference level	V _{DDQ} /2
Output load	Fig. 1

Notes:

- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.



* Distributed Test Jig Capacitance

DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–1 uA	1 uA
ZZ Input Current	I _{IN1}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 100 uA
FT Input Current	I _{IN2}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	–100 uA –1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	V _{OH2}	I _{OH} = -8 mA, V _{DDQ} = 2.375 V	1.7 V	_
Output High Voltage	V _{OH3}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	_	0.4 V





Cher Cum.	
j	₹
L	J
3	<u> </u>
-	=
7	=
9	v
-	_
•	ע
•	2
ō	$\overline{}$

					-5	-250	-2,	-225	-200	00	-166	99	-150	00	-133	33	
Daramotor	Tot Conditions		Q C	Cymbol	0	-40	0	-40	0	4	0	4	0	-40	0	-40	<u>*</u>
ם מופנפו		_	900E	99111001	to	ţ	\$	ę	ę	\$	ę	ę	ę	ę	ę	ę	=
					70°C	85°C											
		(36^)	Pipeline	اموا ا	290 40	300 40	265 35	275 35	240 30	250 30	205 25	215 25	190 25	200 25	170 20	180 20	mA
Operating Current	Device Selected; All other inputs	(0CY)	Flow Through	اموا ا	180 20	190 20	170 20	180	165 15	175 15	155 15	165 15	150 15	160 15	140	150	mA
3.3 V	≥V _{IH} or ≤ V _{IL} Output open	(440)	Pipeline	اموا ا	260 20	270 20	235 20	245 20	215 15	225 15	185 15	195 15	170 15	180 15	155 10	165	шА
			Flow Through	اموا ا	165 10	175	155 10	165 10	150 10	160 10	140 10	150 10	135 10	145 10	125 10	135 10	тА
		(96^)	Pipeline	مما ا	290 30	300	265 30	275 30	240 25	250 25	205 20	215 20	190 20	200 20	170 15	180 15	тА
Operating Current	Device Selected; All other inputs		Flow Through	اموا ا	180 20	190 20	170 20	180	165	175 15	155 15	165 15	150 15	160 15	140	150	mA
2.5 V	≥V _{IH} or ≤ V _{IL} Output open	(418)	Pipeline	اموا ا	260 15	270 15	235 15	245 15	215 15	225 15	185	195	170	180	155 10	165 10	шА
		 6 4	Flow Through	اموا ا	165 10	175 10	155 10	165 10	150 10	160 10	140 10	150 10	135 10	145 10	125 10	135 10	тА
Standby	:		Pipeline	ası	20	30	20	30	20	30	20	30	20	30	20	30	mA
Current	$ZZ \ge V_{DD} - 0.2 V$		Flow Through	ası	20	30	20	30	20	30	20	30	20	30	20	30	mA
Desplant	Device Deselected;		Pipeline	aa _l	85	06	08	85	75	80	64	70	09	92	20	22	mA
Current	All other inputs $\geq V_{\parallel}$ or $\leq V_{\parallel}$		Flow Through	aa _l	09	<u> </u>	09	92	20	25	90	22	20	22	45	20	mA
VI - 1 - 1																	

1. IDD and IDDQ apply to any combination of V_{DD3}, V_{DD2}, V_{DDQ3}, and V_{DDQ2} operation.

2. All parameters listed are worst case scenario.

17/25

GS880Z18/36AT-250/225/200/166/150/133

AC Electrical Characteristics


	Parameter Symbo	Symbol	-25	50	-22	25	-20	00	-16	66	-1	50	-1	33	Unit
	Parameter	Syllibol	Min	Max	Ullit										
	Clock Cycle Time	tKC	4.0	_	4.4	_	5.0	_	6.0	_	6.7	_	7.5	_	ns
	Clock to Output Valid	tKQ	_	2.5	_	2.7	_	3.0	_	3.4	_	3.8	_	4.0	ns
Dinalina	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5		1.5	_	1.5	_	ns
Pipeline	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5		1.5		1.5	_	1.5	_	ns
	Setup time	tS	1.2	_	1.3	_	1.4	_	1.5	_	1.5	_	1.5		ns
	Hold time	tH	0.2	_	0.3	_	0.4	_	0.5	_	0.5	_	0.5	_	ns
	Clock Cycle Time	tKC	5.5	_	6.0	_	6.5	_	7.0	_	7.5	_	8.5	_	ns
	Clock to Output Valid	tKQ	_	5.5	_	6.0	_	6.5	_	7.0	_	7.5	_	8.5	ns
Flow	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	3.0		ns
Through	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0	_	3.0		3.0		3.0	_	3.0	_	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3	_	1.3	_	1.5	_	1.7		ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.5	_	1.5	_	1.7	_	2		ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.3	1.5	2.5	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	ns
	G to Output Valid	tOE		2.3		2.5		3.2	_	3.5		3.8	_	4.0	ns
	G to output in Low-Z	tOLZ ¹	0		0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	2.3	_	2.5	_	3.0	_	3.0	_	3.0	_	3.0	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	_	1	_	ns
Notos	ZZ recovery	tZZR	20	_	20	_	20	_	20		20		20	_	ns

Notes:

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Read/Write Cycle Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1




Pipeline Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



Flow Through Mode Read/Write Cycle Timing




*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1

Rev: 1.02 9/2002 21/25 © 2001, Giga Semiconductor, Inc.



Flow Through Mode No-Op, Stall and Deselect Timing





*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



TQFP Package Drawing

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09	_	0.20
D	Terminal Dimension	21.9	22.0	20.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	—	0.65	_
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	_	1.00	_
Y	Coplanarity	_		0.10
θ	Lead Angle	0°		7°





Notes:

- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.

BPR 1999.05.18



Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
512K x 18	GS880Z18AT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С	
512K x 18	GS880Z18AT-225	NBT Pipeline/Flow Through	TQFP	225/6	С	
512K x 18	GS880Z18AT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С	
512K x 18	GS880Z18AT-166	NBT Pipeline/Flow Through	TQFP	166/7	С	
512K x 18	GS880Z18AT-150	NBT Pipeline/Flow Through	TQFP	150/7.5	С	
512K x 18	GS880Z18AT-133	NBT Pipeline/Flow Through	TQFP	133/8.5	С	
256K x 36	GS880Z36AT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С	
256K x 36	GS880Z36AT-225	NBT Pipeline/Flow Through	TQFP	225/6	С	
256K x 36	GS880Z36AT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С	
256K x 36	GS880Z36AT-166	NBT Pipeline/Flow Through	TQFP	166/7	С	
256K x 36	GS880Z36AT-150	NBT Pipeline/Flow Through	TQFP	150/7.5	С	
256K x 36	GS880Z36AT-133	NBT Pipeline/Flow Through	TQFP	133/8.5	С	
512K x 18	GS880Z18AT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	Not Available
512K x 18	GS880Z18AT-225I	NBT Pipeline/Flow Through	TQFP	225/6	I	Not Available
512K x 18	GS880Z18AT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	Not Available
512K x 18	GS880Z18AT-166I	NBT Pipeline/Flow Through	TQFP	166/7	I	
512K x 18	GS880Z18AT-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I	
512K x 18	GS880Z18AT-133I	NBT Pipeline/Flow Through	TQFP	133/8.5	I	
256K x 36	GS880Z36AT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I	Not Available
256K x 36	GS880Z36AT-225I	NBT Pipeline/Flow Through	TQFP	225/6	I	Not Available
256K x 36	GS880Z36AT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I	Not Available
256K x 36	GS880Z36AT-166I	NBT Pipeline/Flow Through	TQFP	166/7	I	
256K x 36	GS880Z36AT-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I	
256K x 36	GS880Z36AT-133I	NBT Pipeline/Flow Through	TQFP	133/8.5	I	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88Z36150IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings



9Mb Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
880Z18A_r1		Creation of new datasheet
880Z18A_r1; 880Z18A_r1_01	Content	Updated FT power numbers Updated AC Characteristics table Changed 8Mb references to 9Mb Updated ZZ recovery time diagram Updated AC Test Conditions table and removed Output Load 2 diagram
880Z18A_r1_01; 880Z18A_r1_02	Content	Removed Preliminary banner Removed pin locations from pin description table