
.,																				
								RE	VISI	ONS										
LTR	DESCRIPTION										D.	ATE	(YR-MO	-DA)		APPR	OVED			
																•				
							-													
											•									
																				·
					1	<u> </u>							l	l .	Γ	1	T	l .		
REV SHEET													ļ							
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STAT				RE	V															
OF SHEET:	S 			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A		· .,			ARED E					DEFENSE ELECTRONICS SUPPLY DAYTON, OHIO 454				ΓER						
STANDARDIZED MILITARY DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS			CHEC Je	KED BY	/ vling															
			APPR Mi	OVED E	BY A. Fry	/e			PAI		EL S					MOS, LITH		X]	r R	
AND AGEN DEPARTMEN	CIES C	F THE			ING AP -07-30	PROVAL	DATE				SIZE CAGE CODE 5962-92			920'	 57					
AMSC N/A	ı			REVI	SION L	EVEL				A 67268				-						
										SHI	EET	1	OI	:		34				

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E645-92

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Clock cycle time (min)
01		1K x 18 CMOS parallel FIFO	50 ns
02		1K x 18 CMOS parallel FIFO	35 ns
03		1K x 18 CMOS parallel FIFO	25 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level (see 6.6 herein) as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
B or S	Certification and qualification to MIL-M-38510
Q or V	Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminal</u>	<u>Package style</u>
X	CMGA3-PN	68 <u>2</u> /	Pin grid array
Y	See figure 1	68	Quad flat pack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

- Generic numbers are listed on the Standardized Military Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-BUL-103.
- 2/ 68 = actual number of pins used, not maximum listed in MIL-STD-1835.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A JUL 91

9004708 0004651 028

1.3 Absolute maximum ratings. 3/			
Terminal voltage with respect to ground — — — — — DC output current — — — — — — Storage temperature range — — — — — — — Maximum power dissipation (P_D) — — — — — — — Lead temperature (soldering, 10 seconds) — — — — — Thermal resistance, junction—to—case (θ_{JC}): Case X— — — — — — — — — — — — — — — — — — —	50 	mA 5°C to +150°C 25 W 60°C e MIL-M-1835 °C/W	
1.4 <u>Recommended operating conditions</u> .			
Supply voltage (V _{CC})	2. 0.	2 V dc minimum 8 V dc maximum 4/	
1.5 <u>Digital logic testing for device classes Q and V</u> .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	x	X percent <u>5</u> /	
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specifications, standards, bulletin, and</u> specifications, standards, bulletin, and handbook of the is of Specifications and Standards (DODISS) specified in the specified herein.	ssue listed in th	at issue of the Departmen	t of Defense Index
SPECIFICATIONS			
MILITARY			
MIL-M-38510 - Microcircuits, General Spec MIL-I-38535 - Integrated Circuits, Manufa		. Specification for.	,
STANDARDS			
MILITARY			
MIL-STD-480 - Configuration Control-Engir MIL-STD-883 - Test Methods and Procedures MIL-STD-1835 - Microcircuit Case Outlines	s for Microelectr		
BULLETIN			
MILITARY			
MIL-BUL-103 - List of Standardized Milita	ary Drawings (SME)'s).	
3/ Stresses above the absolute maximum rating may cause operation at the maximum levels may degrade performan			
4/ -1.5 V undershoots are allowed for 10 ns once per cyc	cl e .		
5/ Values will be added when they become available.			
STANDARDIZED MILITARY DRAWING	SIZE A		5962-92057
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3
DESC FORM 193A			L

9004708 0004652 764 🖿

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103).

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. This is a fully characterized military detail specification and is suitable for qualification of device classes B and S to the requirements of MIL-M-38510. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

DESC FORM 193A JUL 91

9004708 0004653 9T0

- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S and V</u>. All device class S devices shall be serialized in accordance with MIL-M-38510. Class V shall be serialized in accordance with MIL-I-38535.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DESC FORM 193A JUL 91

9004708 0004654 837 **1**

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device	١.	imit	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max	1
Input leakage current	ILI	0.4 V ≤ V _{IN} ≤ V _{CC}	1,2,3	All	-10	+10	μΑ
Output leakage current	ILO	OE ≥ V _{IH} , 0.4 ≤ V _{OUT} ≤ V _{CC}	1,2,3	All	-10	+10	μΑ
Output high voltage	V _{OH}	I _{OH} = -2 mA	1,2,3	All	2.4		V
Output low voltage	v _{oL}	I _{OL} = 8 mA	1,2,3	ALL		0.4	V
Active power supply current	I _{CC1}	f = 20 MHz, outputs open	1,2,3	ALL		250	mA
Average standby current	I _{CC2}	All inputs = V _{CC} - 0.2 V, except RCLK and WCLK which are free-running, f = 20 MHz, outputs open	1,2,3	All		85	mA
Input capacitance	cIN	V _{IN} = 0 V, f = 1.0 MHz, T _A = +25°C, see 4.4.1e	4	All		10	pF
Output capacitance	сопт	V _{OUT} = 0 V, f = 1.0 MHz, with output deselected (OE = high), T _A = +25°c, see 4.4.1e	4	All		10	pF
Functional tests		See 4.4.1c	7,8	All			
Clock cycle frequency	fs	<pre>C_L = 30 pF, input pulse levels = GND to 3.0 V; input rise/fall</pre>	9,10,11	01		20	MHz
				02		28.6	_
		<pre>times = 3 ns; input timing reference levels = 1.5 V;</pre>		03		40	<u>] </u>
Data access time	t _A	output timing reference	9,10,11	01	3	25	ns
		levels =1.5 V; see figure 4 and 5		02	3	20]
				03	3	15	1
Clock cycle time	^t CLK		9,10,11	01	50		ns
				02	35		1
				03	25		1
Clock high time	tclkH		9,10,11	01	20		ns
				02	14		1
				03	10		1
Clock low time	t _{CLKL}		9,10,11	01	20	<u> </u>	ns
				02	14		1
				03	10	1	1
Data setup time	t _{DS}		9,10,11	01	10		ns
				02	7		1
				03	6	1	1

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

DESC FORM 193A JUL 91

9004708 0004655 773

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device	Li	mit	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max	
Data hold time	t _{DH} C _L = 30 pF, input pulse	9,10,11	01,02	2		ns	
		levels = GND to 3.0 V; input rise/fall		03	1		
Enable setup time	t _{ENS}	times = 3 ns; Input timing reference levels = 1.5 V;	9,10,11	01	10		ns
		output timing reference levels ≈ 1.5 V;		02	7		
		see figure 4 and 5		03	6		
Enable hold time	tENH		9,10,11	01,02	2		ns
				03	1		
Reset pulse width <u>1</u> /	t _{RS}		9,10,11	01	50		ns
	l			02	35		ns
				03	25		
Reset setup time	t _{RSS}		9,10,11	01	30		
				02	20		
				03	15		
Reset recovery time	t _{RSR}		9,10,11	01	30		ns
				02	20		
				03	15		
Reset to flag and output time	tRSF		9,10,11	01	ļ	50	ns
	1			02	45		
				03		40	
Output enable to output in low Z <u>2</u> /	t _{OLZ}		9,10,11	ALL	0		ns
Output enable to output valid	^t OE		9,10,11	01		20	ns
				02		15	
				03		12	
Output enable to output in high Z 2/	toHZ		9,10,11	01	1	20	ns
···ʊ·· * <u>*</u> .		· ·		02	1	15	
				03	1	12	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

DESC FORM 193A JUL 91

■ 9004708 0004656 6**0**T ■

TABLE I. <u>Electrical performance characteristics</u> - Continued.


Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device	Li	mit	Unit	
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max]	
Write clock to full flag	t _{WFF}	C _L = 30 pF, input pulse	9,10,11	01		30	ns	
		levels = GND to 3.0 V; input rise/fall		02		20	1	
		times = 3 ns; Input timing reference levels = 1.5 V;		03		15		
Read clock to empty flag	t _{REF}	output timing reference levels = 1.5 V;	9,10,11	01		30	ns	
	see figure 4 and 5	see figure 4 and 5	see figure 4 and 5		02	<u> </u>	20]
				03		15		
Clock to programmable almost- empty flag	tPAE		9,10,11	01,02		40	ns	
				03		35		
Clock to programmable almost-full flag	tPAF		9,10,11	01,02		40	ns	
				03		35		
Clock to half-full flag	tHF		9,10,11	01,02	ļ	40	ns	
				03		35		
Clock to expansion out	^t xo		9,10,11	01		30		
				02		20	-	
	ļ			03		15		
Expansion in pulse width	txI		9,10,11	01	20		ns	
				02	14		4	
	 			03	10		ļ	
Expansion in setup time	txIS		9,10,11	01	20		ns	
				02	15			
			0.40.44	03	10			
Skew time between read clock and write clock for full flag	t _{SKEW1}		9,10,11	01	20		ns	
				02	18		-	
Skew time between read clock			0.40.44	03 01	16 20			
and write clock for empty flag	tskew2	·	9,10,11				ns	
				02	18			
	1		1	03	16			

 $[\]underline{1}$ / Pulse widths less than the minimum values specified are not allowed.

 $[\]underline{2}$ / If not tested, shall be guaranteed to the limits specified in table I.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

9004708 0004657 546



9004708 0004658 482 📖

Case outline X

	Case outline X							
Device type	ALL	Device type	All					
Terminal number	Terminal symbol	Terminal number	Terminal symbol					
A2	V _{CC}	F10	FF					
A3	Q14	F11	WXO/HF					
A4	GND	G1	REN					
A5	Q11	G2	LD					
A6	Q10	G10	PAF					
A7	GND	G11	RXI					
A8	Q7	н1	GND					
A9	Q6	H2	RCLK					
A10	GND	н10	IXW					
81	GND	н11	v _{cc}					
B2	Q15	J1	D16					
В3	Q13	J2	D17					
B4	Q12	J10	WCLK					
B5	v _{cc}	J11	WEN					
В6	Q9	к1	D15					
B7	Q8	K2	D14					
B8	Vcc	кз	D12					
В9	Q5	К4	D 10					
В10	Q4	K5	ν _{cc}					
B11	Vcc	К6	GND					
c1	Q17	K7	D6					
c2	Q16	к8	D4					
c10	02	К9	D2					
c11	Q.3	K10	PAE					
01	EF	K 11	FL					
D2	v _{cc}	L2	D13					
D10	Q1	L3	011					
D11	GND	L4	D9					
E1	Vcc	L5	D8					
E2	GND	L6	D7					
E10	RXO	L7	D5					
E11	QO	L8	D3					
F1	ŌĒ	L9	D1					
F2	RS	L10	DO					
			I					

FIGURE 2. Terminal connections

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

DESC FORM 193A JUL 91

9004708 0004659 319

Case outline Y Device Device ALL All type type Terminal Terminal Terminal Terminal number symbol number symbol 1 35 PAE Q15 FL 2 GND 36 WCLK 3 37 Q16 WEN 4 Q17 38 WXI 5 39 ν_{cc} 6 EF 40 v_{cc} PAF 7 GND 41 8 42 RXI ν_{CC} 9 RS 43 FF ŌĒ WXO/FF 10 44 11 LD 45 RXO REN Q0 46 12 13 **RCLK** 47 Q1 14 48 GND GND 49 Q2 15 D17 16 D16 50 51 17 D15 v_{cc} 18 D14 52 Q4 53 GND 19 D13 54 Q5 20 012 55 Q6 21 D11 22 D10 56 \mathbf{v}_{CC} 23 D9 57 Q7 24 58 **Q8** v_{cc} 25 59 GND D8 60 Q9 26 GND 27 D7 61 Q10 28 D6 62 v_{cc} 29 **D**5 63 Q11 30 D4 64 Q12 31 D3 65 GND 32 D2 66 Q13 33 67 Q14 D1 34 DO 68 v_{cc}

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

DESC FORM 193A JUL 91

-- 9004708 0004660 030 **--**

No. of words in FIFO <u>1</u> / <u>2</u> /	FF	PAF	HF	PAE	EF
0	Н	н	н	L	٦
1 to n	Н	Н	н	L	Н
(n+1) to 512	Н	Н	Н	н	н
513 to (1024-(m+1))	Н	Н	L	н	н
(1024-m) to 1023	Н	L	L	н	н
1024	L	L	L	Н	н

 $\underline{1}$ / n = empty offset (default values = 127).

2/m = full offset (default values = 127).

FIGURE 3. Truth table.






FIGURE 4. Output load circuit.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12


DESC FORM 193A JUL 91

페 9004708 0004661 T77 페







■ 9004708 0004663 84T **■**




= 9004708 0004664 786 **=**







9004708 0004666 559 **9**




9004708 0004667 495




9004708 0004668 321 **9**




9004708 0004669 268 **9**





👅 9004708 0004670 T8T 🖿



9004708 0004671 916







9004708 0004674 625

NOTES:

- 1. C_1 = load capacitance and includes jig and probe capacitance.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.
- 3. After reset, the outputs will be low if \overline{OE} = low and three-state if \overline{OE} = high.
- 4. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1}, then FF may not change state until the next WCLK edge.
- 5. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go high during the current_clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2}, then EF may not change state until the next RCLK edge.
- 6. When $t_{SKEW2} \ge$ the minimum limit specified in table I, t_{FRL} (maximum) = t_{CLK} + t_{SKEW2} . When $t_{SKEW2} <$ the minimum limit, t_{FRL} (maximum) = either $2t_{CLK}$ + t_{SKEW2} or t_{CLK} + t_{SKEW2} . The latency timing applies only at the empty boundary (EF = LOW).
- 7. The first word is always available one cycle after $\overline{\text{EF}}$ goes high.
- 8. PAE is offset = n. Number of data words written into FIFO already = n.
- 9. PAF offset = m. Number of data words written into FIFO already = 1024 m + 1.
- 10. Write to last physical location.
- 11. Read from last physical location.

FIGURE 5. Switching times test circuit and waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26

DESC FORM 193A JUL 91

9004708 0004675 56% 📟

4.2.1 Additional criteria for device classes M, B, and S.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Static burn-in for device class \$ (method 1015 of MIL-STD-883, test condition A).
 - (a) All inputs shall be connected to GND. Outputs may be open or connected to 4.5 V minimum. Resistors R1 are optional on both inputs and outputs, and required on outputs connected to V_{CC} ±0.5 V. R1 = 220 Ω to 47 k Ω . For static II burn-in, reverse all input connections (i.e., V_{SS} to V_{CC}).
 - (b) $V_{CC} = 4.5 \text{ V minimum}$.
 - (c) Ambient temperature (T_A) shall be +125°C minimum.
 - (d) Test duration for the static test shall be 48 hours minimum. The 48-hour burn-in shall be broken into two sequences of 24 hours each (static I and static II) followed by interim electrical measurements.
 - (2) Dynamic burn-in for device classes M, B, and S (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
- c. Interim and final electrical parameters shall be as specified in table IIA herein.
- d. For classes S and B devices, post dynamic burn-in electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

4.2.3 Percent defective allowable (PDA).

- a. The PDA for class S devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. The PDA for class B devices shall be in accordance with MIL-M-38510 for dynamic burn-in.
- c. Static burn-in I and II failures shall be cumulative for determining PDA.
- d. Those devices whose measured characteristics, after burn-in, exceed the specified delta (Δ) limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified failures divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.
- e. The PDA for device classes Q and V shall be in accordance with MIL-I-38535 for dynamic burn-in.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27

4.3 Qualification inspection.

- 4.3.1 Qualification inspection for device classes B and S. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Qualification data for subgroups 7, 8A, and 8B shall be attributes only.
- 4.3.1.1 Qualification extension for device class B and S. When authorized by the qualifying activity, if a manufacturer qualifies one device type which is identical (i.e., same die) to other device types on this specification, the slower device types may be part I qualified, upon the request of the manufacturer, without any further testing. The faster device types may be part I qualified by performing only group A qualification testing.

 4.3.2 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device. These tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes B and S, the procedures and circuits shall be maintained under document revision control by the manufacturer and shall be made available to the qualifying activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 ($C_{
 m IN}$ and $C_{
 m OUT}$ measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group B inspection.</u> The group B inspection end-point electrical parameters shall be as specified in table IIA herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.
 - a. For device class S, steady-state tests circuits shall be conducted using test condition D and the circuit described in 4.2.1b herein, or equivalent as approved by the qualifying activity.
 - b. For device class S only, end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 5 of group B inspections and shall consist of tests specified in table IIB herein.
- 4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92057
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28

TABLE IIA. Electrical test requirements. $\underline{1}/\underline{2}/\underline{3}/\underline{4}/\underline{5}/\underline{6}/\underline{7}/\underline{1}$

Line	Test	(per met	Subgroups thod 5005 table	Subgroups (per MIL-1-38535, table III)		
no.	no. requirements	Device class M	Device class B	Device class S	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9	1,7,9	1,7,9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required	Not required	Required
3	Same as line 1			1*,7*∆		1*,7*∆
4	Dynamic burn-in (method 1015)	Required	Required	Required	Required	Required
5	Same as line 1			1*,7*∆		1*,7*∆
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**, 7,8A,8B,9, 10,11	1,2,3,4**, 7,8A,8B,9, 10,11	1,2,3,4**, 7,8A,8B,9, 10,11	1,2,3,4**, 7,8A,8B,9, 10,11	1,2,3,4**, 7,8A,8B,9, 10,11
8	Group B end-point electrical parameters			1,2,3,7, 8A,8B,9, 10,11 ∆		
9	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B, Δ		1,2,3,7, 8A,8B, Δ	1,2,3,7, 8A,8B,9, 10,11 <u>\(\)</u>
10	Group D end-point electrical parameters	2,3,7, 8A,8B	2,3,7, 8A,8B	2,3,7, 8A,8B	2,3,7, 8A,8B	2,3,7, 8A,8B
11	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate tests are not applicable.
- $\overline{\underline{z}}$ / Any or all subgroups may be combined when using high-speed testers.
- / Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ * indicates PDA applies to subgroups 1 and 7.
- $\frac{5}{2}$ ** see 4.4.1e.
- 6/ A indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1). For device classes Q and V performance of delta limits shall be as specified in the manufacturer's QM plan.
- <u>7</u>/ See 4.4.1d.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

DESC FORM 193A JUL 91

9004708 0004678 270 **5**

- 4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.4 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIB. <u>Delta limits at +25°C</u>.

Test 1/	Device types		
-	ALL		
I _{CC2} standby	±10% of specified value in table I		
I _{LI}	±10% of specified value in table I		
ILO	±10% of specified value in table I		

1/ The above parameters shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92057
		REVISION LEVEL	SHEET 30

DESC FORM 193A JUL 91

9004708 0004679 107

4.5 <u>Delta measurements for device classes B, S, Q, and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, R, and S and MIL-I-38535 for device classes Q and V.

NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a <u>system application</u> requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92057
		REVISION LEVEL	SHEET 31

DESC FORM 193A JUL 91

= 9004708 0004680 929 **=**

6.5 Symbols, definitions, and functional descriptions.

Symbol	Name	1/0	Description		
DO-D17	Data Inputs	I	Data inputs for an 18-bit bus.		
RS	Reset	I	When RS is set low, internal read and write pointers are <u>set</u> to the first <u>loc</u> ation of the RAM array, FF and PAF go high, and PAE and EF go low. A reset is required before an initial WRITE after power-up.		
WCLK	Write Clock	I	When WEN is low, data is written into the FIFO on a low-to-high transition of WCLK, if the FIFO is not full.		
WEN	Write Enable	I	When WEN is low, data is written into the F <u>IFO</u> on every low-to-high transition of WCLK. When WEN is high, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is low.		
RCLK	Read Clock	I	When REN is low, data is read from the FIFO on a low-to-high transition of RCLK, if the FIFO is not empty.		
REN	Read Enable	I	When REN is low, data is read from the FIFO on every low-to-high transition of RCLK. When REN is high, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.		
ŌĒ	Output Enable	I	When OE is low, the data output bus is active. If OE is high, the output data bus will be in a high impedance state.		
LD	Load	I	When \overline{LD} is low, data on the inputs DO-D11 is written to the offset and depth registers on the low-to-high transition of the WCLK, when \overline{WEN} is low. When \overline{LD} is low, data on the outputs QO-Q11 is read from the offset and depth registers on the low-to-high transition of the RCLK, when \overline{REN} is low.		
FL	First load	I	\underline{In} the single device or width expansion configuration, \underline{FL} is grounded. In the depth expansion configuration, FL is grounded on the first device (first load device) and set to high for all other devices in the daisy chain.		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92057
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 32

6.5 Symbols, definitions, and functional descriptions - continued.

Symbol	Name	1/0	Description		
WXI	Write Expansion Input	I	$\underline{\underline{In}}$ the single device or width expansion configuration is grounded. In the depth expansion configuration \underline{WXI} is connected to \underline{WXO} (Write Expansion Out) of the previous device.		
RXI	Read Expansion Input	I	$\overline{\text{In}}$ the single device or width expansion configuration, $\overline{\text{RXI}}$ is connected to $\overline{\text{RXO}}$ (Read Expansion Out) of the previous device.		
EF	Empty Flag	0	When EF is low, the FIFO is empty and further data reads from the output are inhibited. When EF is high, the FIFO is not empty. EF is synchronized to RCLK.		
PAE	Programmable Almost-Empty Flag	0	When PAE is low, the FIFO is almost empty based on to offset programmed into the FIFO. The default offset reset is 127 from empty.		
PAF	Programmable Almost-Full Flag	0	When PAF is low, the FIFO is almost full based on the offset programmed into the FIFO. The default offset a reset is 127 from full.		
FF	Full Flag	0	When FF is low, the FIFO is full and further data writes into the input are inhibited. When FF is high, the FIFO is not full. FF is synchronized to WCLK.		
WXO/HF	Write Expansion Out/Half-Full Flag	0	In the single device or width expansion configuration, the device is more than half full when HF is low. In the depth expansion configuration, a pulse is sent from WXO to WXI of the next device when the last location in the FIFO is written.		
RXO	Read Expansion Out	0	In the depth expansion configuration, a pulse is sent from RXO to RXI of the next device when the last location in the FIFO is read.		
Q0-Q17	Data Outputs	0	Data outputs for an 18-bit bus.		
v _{cc}	Power	-	Eight +5 volt power supply pins.		
GND	Ground	-	Eight ground pins.		

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92057
		REVISION LEVEL	SHEET 33

DESC FORM 193A JUL 91

9004708 0004682 7T% **==**

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 One part — one part number system. The one part — one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document Listing
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes B and S</u>. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-92057
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 34

DESC FORM 193A

JUL 91

46138

9004708 0004683 638