

# CD4512BM/CD4512BC 8-Channel Buffered Data Selector

## General Description

The CD4512BM/CD4512BC buffered 8-channel data selector is a complementary MOS (CMOS) circuit constructed with N- and P-channel enhancement mode transistors. This data selector is primarily used as a digital signal multiplexer selecting 1 of 8 inputs and routing the signal to a TRI-STATE® output. A high level at the Inhibit input forces a low level at the output. A high level at the Output Enable ( $\overline{OE}$ ) input forces the output into the TRI-STATE condition. Low levels at both the Inhibit and ( $\overline{OE}$ ) inputs allow normal operation.


TRI-STATE is a trademark of National Semiconductor Corp.

## Features

- Wide supply voltage range 3.0 V-15 V
- High noise immunity 0.45  $V_{DD}$  (typ.)
- TRI-STATE output
- Low quiescent power dissipation 0.25  $\mu$ W/package (typ.) @  $V_{CC} = 5.0$  V
- Plug-in replacement for Motorola MC14512

## Connection Diagram and Truth Table

Dual-In-Line Package



TOP VIEW

5

ADDRESS INPUTS			CONTROL INPUTS		OUTPUT
C	B	A	INHIBIT	$\overline{OE}$	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	X3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
0	0	0	1	0	0
0	0	0	0	1	Hi-Z

0 = Don't care

Hi-Z = TRI-STATE® condition

Xn = Data at input n

**Absolute Maximum Ratings**

(Notes 1 &amp; 2)

$V_{DD}$ Supply Voltage	-0.5 to +18 V <sub>DC</sub>
$V_{IN}$ Input Voltage	-0.5 to $V_{DD} + 0.5$ V <sub>DC</sub>
$T_S$ Storage Temperature Range	-65°C to +150°C
P <sub>D</sub> Package Dissipation	500 mW
$T_L$ Lead Temperature (Soldering, 10 seconds)	300°C

**Recommended Operating Conditions**

(Note 2)

$V_{DD}$ DC Supply Voltage	3.0 to 15 V <sub>DC</sub>
$V_{IN}$ Input Voltage	0 to $V_{DD}$ V <sub>DC</sub>
$T_A$ Operating Temperature Range	CD4512BM
	CD4512BC
	-55°C to +125°C
	-40°C to +85°C

**DC Electrical Characteristics** CD4512BM (Note 2)

Parameter	Conditions	-55°C		25°C		125°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	
$I_{DD}$ Quiescent Device Current	$V_{DD} = 5.0$ V			5.0		0.005	5.0	
	$V_{DD} = 10$ V			10		0.010	10	
	$V_{DD} = 15$ V			20		0.015	20	
$V_{OL}$ Low Level Output Voltage	$V_{DD} = 5.0$ V			0.05		0	0.05	
	$V_{DD} = 10$ V			0.05		0	0.05	
	$V_{DD} = 15$ V			0.05		0	0.05	
$V_{OH}$ High Level Output Voltage	$V_{DD} = 5.0$ V	4.95		4.95	5.0		4.95	
	$V_{DD} = 10$ V	9.95		9.95	10.0		9.95	
	$V_{DD} = 15$ V	14.95		14.95	15.0		14.95	
$V_{IL}$ Low Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 0.5$ V			1.5		2.25	1.5	
	$V_{DD} = 10$ V, $V_O = 1.0$ V			3.0		4.50	3.0	
	$V_{DD} = 15$ V, $V_O = 1.5$ V			4.0		6.75	4.0	
$V_{IH}$ High Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 4.5$ V	3.5		3.5	2.75		3.5	
	$V_{DD} = 10$ V, $V_O = 9.0$ V	7.0		7.0	5.50		7.0	
	$V_{DD} = 15$ V, $V_O = 13.5$ V	11.0		11.0	8.25		11.0	
$I_{OL}$ Low Level Output Current	$V_{DD} = 5.0$ V, $V_O = 0.4$ V	0.64		0.51	0.78		0.36	
	$V_{DD} = 10$ V, $V_O = 0.5$ V	1.6		1.3	2.0		0.9	
	$V_{DD} = 15$ V, $V_O = 1.5$ V	4.2		3.4	7.8		2.4	
$I_{OH}$ High Level Output Current	$V_{DD} = 5.0$ V, $V_O = 4.6$ V	-0.64		-0.51	-1.7		-0.36	
	$V_{DD} = 10$ V, $V_O = 9.5$ V	-1.6		-1.3	-1.9		-0.9	
	$V_{DD} = 15$ V, $V_O = 13.5$ V	-4.2		-3.4	-3.5		-2.4	
$I_{IN}$ Input Current	$V_{DD} = 15$ V, $V_{IN} = 0$ V		-0.1		-10 <sup>-5</sup>	-0.1		-1.0
	$V_{DD} = 15$ V, $V_{IN} = 15$ V		0.1		10 <sup>-5</sup>	0.1		1.0
$I_{OZ}$ TRI-STATE® Output Current	$V_{DD} = 15$ V, $V_O = 0$ V		±0.1		-10 <sup>-5</sup>	±0.1		±3.0
	$V_{DD} = 15$ V, $V_O = 15$ V				10 <sup>-5</sup>			

**DC Electrical Characteristics** CD4512BC (Note 2)

Parameter	Conditions	-40°C		25°C		85°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	
$I_{DD}$ Quiescent Device Current	$V_{DD} = 5.0$ V			20		0.005	20	
	$V_{DD} = 10$ V			40		0.010	40	
	$V_{DD} = 15$ V			80		0.015	80	
$V_{OL}$ Low Level Output Voltage	$V_{DD} = 5.0$ V		0.05		0	0.05		0.05
	$V_{DD} = 10$ V		0.05		0	0.05		0.05
	$V_{DD} = 15$ V		0.05		0	0.05		0.05
$V_{OH}$ High Level Output Voltage	$V_{DD} = 5.0$ V	4.95		4.95	5.0		4.95	
	$V_{DD} = 10$ V	9.95		9.95	10.0		9.95	
	$V_{DD} = 15$ V	14.95		14.95	15.0		14.95	
$V_{IL}$ Low Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 0.5$ V		1.5		2.25	1.5		1.5
	$V_{DD} = 10$ V, $V_O = 1.0$ V or 9.0 V		3.0		4.50	3.0		3.0
	$V_{DD} = 15$ V, $V_O = 1.5$ V or 13.5 V		4.0		6.75	4.0		4.0
$V_{IH}$ High Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 4.5$ V	3.5		3.5	2.75		3.5	
	$V_{DD} = 10$ V, $V_O = 9.0$ V	7.0		7.0	5.50		7.0	
	$V_{DD} = 15$ V, $V_O = 1.5$ V or 13.5 V	11.0		11.0	8.25		11.0	

**DC Electrical Characteristics** (cont'd) CD4512BC (Note 2)

Parameter	Conditions	-40°C		25°C			85°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
I <sub>OL</sub> Low Level Output Current	V <sub>DD</sub> = 5.0V, V <sub>O</sub> = 0.4V V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	0.52 1.3 3.6		0.44 1.1 3.4	0.78 2.0 7.8		0.36 0.9 2.4		mA
I <sub>OH</sub> High Level Output Current	V <sub>DD</sub> = 5.0V, V <sub>O</sub> = 2.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 113.5V	-0.52 -1.3 -3.6		-0.44 -1.1 -3.4	-1.7 -0.9 -3.5		-0.36 -0.9 -2.4		mA
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		-0.3 0.3		-10 <sup>-5</sup> 10 <sup>-5</sup>	0.3	-0.3 1.0		μA
I <sub>OZ</sub> TRI-STATE® Output Current	V <sub>DD</sub> = 15V, V <sub>O</sub> = 0V or 15V		±1.0		±10 <sup>-5</sup>	±1.0		±7.5	μA

**AC Electrical Characteristics** T<sub>A</sub> = 25°C, t<sub>r</sub> = t<sub>f</sub> = 20 ns, C<sub>L</sub> = 15 pF

Parameter	Conditions	CD4512BM			CD4512BC			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t <sub>PHL</sub>	Propagation Delay High-to-Low Level	V <sub>DD</sub> = 5.0V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	225 75 57	500 175 130		225 75 57	750 200 150	ns
t <sub>PLH</sub>	Propagation Delay Low-to-High Level	V <sub>DD</sub> = 5.0V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	225 75 57	500 175 130		225 75 57	750 200 150	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	V <sub>DD</sub> = 5.0V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	70 35 25	175 75 55		70 35 25	175 75 55	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Propagation Delay into TRI-STATE from Logic Level	V <sub>DD</sub> = 5.0V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	50 25 19	125 75 60		50 25 19	125 75 60	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Propagation Delay to Logic Level from TRI-STATE	V <sub>DD</sub> = 5.0V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	50 25 19	125 75 60		50 25 19	125 75 60	ns
C <sub>IN</sub>	Input Capacitance	(Note 3)	7.5	15		7.5	15	pF
C <sub>OUT</sub>	TRI-STATE Output Capacitance	(Note 3)	7.5	15		7.5	15	pF
C <sub>PD</sub>	Power Dissipation Capacity	(Note 4)	150			150		pF


**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

**Note 2:** V<sub>SS</sub> = 0V unless otherwise specified.


**Note 3:** Capacitance guaranteed by periodic testing.

**Note 4:** C<sub>PD</sub> determines the no load AC power of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application note AN-90.



## Logic Diagram



## Typical Application





## AC Test Circuit and Switching Time Waveforms



INPUT CONNECTIONS FOR  $t_r$ ,  $t_f$ ,  $t_{PPLH}$ ,  $t_{PHL}$

TEST	INHIBIT	A	X0
1	PG	GND	V <sub>DD</sub>
2	GND	PG	V <sub>DD</sub>
3	GND	GND	PG

## TRI-STATE AC Test Circuit and Switching Time Waveforms



SWITCH POSITIONS FOR TRI-STATE TEST

TEST	S1	S2	S3	S4
t <sub>PHZ</sub>	Open	Closed	Closed	Open
t <sub>PLZ</sub>	Closed	Open	Open	Closed
t <sub>PZL</sub>	Closed	Open	Open	Closed
t <sub>PZH</sub>	Open	Closed	Closed	Open