

Octal registered transceiver; 3-state

74LVC2952

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels.
- Inputs accept voltages upto 5.5 V
- Flow-through pin-out architecture
- 3-state outputs
- Direct interface with TTL levels
- Output drive capability 50Ω transmission lines @ 85°C

DESCRIPTION

The 74LVC2952 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC2952 is an octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bi-directional busses. Data applied to the inputs is entered and stored on the rising edge of the clock (CP_{nn}) provided that the clock enable (CE_{nn}) is LOW. The data is then present at the 3-state output buffers, but is only accessible when the output enable input (OE_{nn}) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

The '952' is identical to the '953' but has non-inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay CP _{nn} to A _n , B _n	C _L = 50 pF V _{CC} = 3.3 V	3.2	ns
f _{max}	maximum clock frequency		350	MHz
C _i	input capacitance		5.0	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	35	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_i = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC2952D	24	SO	plastic	SO24/SOT137A
74LVC2952DB	24	SSOP	plastic	SSOP24/SOT340
74LVC2952PW	24	TSSOP	plastic	TSSOP24/SOT355

PINNING

PIN	SYMBOL	NAME AND FUNCTION
8, 7, 6, 5, 4, 3, 2, 1	B ₀ to B ₇	B data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
9, 15	OE _{AB} , OE _{BA}	output enable inputs (active LOW)
10, 14	CP _{AB} , CP _{BA}	clock inputs
11, 13	CE _{AB} , CE _{BA}	clock enable inputs
16, 17, 18, 19, 20, 21, 22, 23	A ₀ to A ₇	A data inputs/outputs
24	V _{CC}	positive supply voltage

FUNCTION TABLE for register A_n or B_n

INPUTS			INTERNAL Q	OPERATING MODE
A _n or B _n	CP _{nn}	CE _{nn}		
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	Load data

H = HIGH voltage level
 L = LOW voltage level
 ↑ = Low-to-High transition





FUNCTION TABLE for output enable

INPUTS	INTERNAL Q	A _n or B _n OUTPUTS	OPERATING MODE
OE _{nn}			
H	X	Z	disable outputs
L	L	L	enable outputs
L	H	H	enable outputs

NC = no change
 X = don't care
 Z = high impedance OFF-state

Octal registered transceiver; 3-state

74LVC2952



Octal registered transceiver; 3-state

74LVC2952

DC CHARACTERISTICS FOR 74LVC2952

For the DC characteristics see chapter "LVC family characteristics", section "Family specifications".




AC CHARACTERISTICS FOR 74LVC2952

GND = 0 V; $t_r = t_f = 2.5$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)			UNIT	TEST CONDITIONS	
		-40 to +85				V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.			
t_{PHL}/t_{PLH}	propagation delay CP_{BA}, CP_{AB} to A_n, B_n	-	-	-	ns	1.2 2.7 3.0 to 3.6	Fig.5
t_{PZH}/t_{PZL}	3-state output enable time $\overline{OE}_{BA}, \overline{OE}_{AB}$ to A_n, B_n	-	-	-	ns	1.2 2.7 3.0 to 3.6	Fig.7
t_{PHZ}/t_{PLZ}	3-state output disable time $\overline{OE}_{BA}, \overline{OE}_{AB}$ to A_n, B_n	-	-	-	ns	1.2 2.7 3.0 to 3.6	Fig.7
t_W	CP_{AB}, CP_{BA} pulse width, HIGH or LOW	3.0 3.0	-	-	ns	2.7 3.0 to 3.6	Fig.5
t_{SU}	set-up time, HIGH or LOW A_n, B_n to CP_{AB}, CP_{BA}	-5.0 -5.0	-	-	ns	2.7 3.0 to 3.6	Fig.6
t_{SU}	set-up time, HIGH or LOW $\overline{CE}_{AB}, \overline{CE}_{BA}$ to CP_{AB}, CP_{BA}	4.0 4.0	-	-	ns	2.7 3.0 to 3.6	Fig.6
t_H	hold time A_n, B_n to CP_{AB}, CP_{BA}	0 0	-	-	ns	2.7 3.0 to 3.6	Fig.6
t_H	hold time $\overline{CE}_{AB}, \overline{CE}_{BA}$ to CP_{AB}, CP_{BA}	3.0 3.0	-	-	ns	2.7 3.0 to 3.6	Fig.6
f_{max}	maximum clock pulse frequency	145 150	-	-	MHz	2.0 3.0 to 3.6	Fig.5

Notes: All typical values are measured at $T_{amb} = 25$ °C.* Typical values are measured at $V_{CC} = 3.3$ V.

AC WAVEFORMS



Note to Fig.6

The shaded areas indicate when the input is permitted to change for predictable output performance.

- Notes:
- (1) $V_M = 1.5 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load
 - (3) $V_X = V_{OL} + 0.3 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_X = V_{OL} + 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$
 - (4) $V_Y = V_{OH} - 0.3 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_Y = V_{OH} - 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$

