

#### Features

- High speed access times  
Com'l: 20, 25, and 35 ns  
Ind. : 20, 25, and 35 ns
- Low power operation
  - PDM41024S  
Active: 400 mW (typ.)  
Standby: 150 mW (typ.)
  - PDM41024L  
Active: 350 mW (typ.)  
Standby: 100 mW (typ.)
- Single +5V (±10%) power supply
- Packages  
Ceramic LCC - L32

#### Description


The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. This product is produced in Paradigm's proprietary CMOS technology which offers the designer the highest speed parts. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE are both LOW.

The PDM41024 operates from a single +5V power supply and all the inputs and outputs are fully TTL compatible. The PDM41024 comes in two versions, the standard power version PDM41024S and a low power version the PDM41024L. The two versions are functionally the same and only differ in their power consumption.


The PDM41024 is available in a 32-pin 450 mil x 550 mil LCC for surface mount applications.

4

#### Functional Block Diagram



#### Pin Configuration



**Truth Table<sup>(1)</sup>**

OE	WE	CE1	CE2	VO	MODE
X	X	H	X	Hi-Z	Standby
X	X	X	L	Hi-Z	Standby
L	H	L	H	D <sub>OUT</sub>	Read
X	L	L	H	D <sub>IN</sub>	Write
H	H	L	H	Hi-Z	Output Disable

NOTE: 1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = DON'T CARE

**Absolute Maximum Ratings<sup>(1)</sup>**

Symbol	Rating	Com'l.	Ind.	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Industrial	Ambient Temperature	-40	25	85	°C
Commercial	Ambient Temperature	0	25	70	°C

**DC Electrical Characteristics** ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Conditions		PDM41024S		PDM41024L		Unit
				Min.	Max.	Min.	Max.	
$I_{LI}$	Input Leakage Current	$V_{CC} = MAX., V_{IN} = GND \text{ to } V_{CC}$	Com'l	-5	5	-2	2	$\mu A$
$I_{LO}$	Output Leakage Current	$V_{CC} = MAX., CE = V_{IH}, V_{OUT} = GND \text{ to } V_{CC}$	Com'l	-5	5	-2	2	$\mu A$
$V_{IH}$	Input High Voltage			2.2	6.0	2.2	6.0	V
$V_{IL}$	Input Low Voltage			-0.5 <sup>(1)</sup>	0.8	-0.5 <sup>(1)</sup>	0.8	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min.}$ $I_{OL} = 10 \text{ mA}, V_{CC} = \text{Min.}$		—	0.4	—	0.4	V
				—	0.5	—	0.5	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min.}$		2.4	—	2.4	—	V

NOTE: 1.  $V_{IL}(\text{min}) = -3.0V$  for pulse width less than 20 ns.



**Power Supply Characteristics.**

Symbol	Parameter	Power	-20 Com'l., Ind.	-25 Com'l., Ind.	-35 <sup>(3)</sup> ns Com'l., Ind.	Unit
$I_{CC}$	Operating Current $CE1 = V_{IL}$ , and $CE2 \geq V_{IH}$ $V_{CC} = \text{Max.}, f = f_{MAX} = 1/t_{RC}$ $I_{OUT} = 0 \text{ mA}$	S	180	170	165	$\text{mA}$
		L	175	165	160	$\text{mA}$
$I_{SB}$	Standby Current Current (TTL Level) $CE1 \geq V_{IH}$ or $CE2 \leq V_{IL}$ $V_{CC} = \text{Max.}, f = f_{MAX} = 1/t_{RC}$	S	55	50	45	$\text{mA}$
		L	45	40	35	$\text{mA}$
$I_{SB1}$	Full Standby Current $CE1 \geq V_{HC}$ or $CE2 \leq V_{LC}$ $V_{CC} = \text{Max.}, f = 0$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	S	10	10	10	$\text{mA}$
		L	5	5	5	$\text{mA}$

- NOTES: 1. All Values are maximum guaranteed values.  
 2.  $V_{LC} \leq 0.2V, V_{HC} \geq V_{CC} - 0.2V$   
 3. This speed grade is available in  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range only.


**Capacitance<sup>(1)</sup>** ( $T_A = +25^{\circ}C, f = 1.0 \text{ MHz}$ )

Symbol	Parameter	Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	8	$\text{pF}$
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	8	$\text{pF}$


NOTE: 1. This parameter is determined by device characterization but is not production tested.

**AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input rise and fall times	5 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See figures 1 and 2




**Figure 1. Output Load Equivalent**




**Figure 2. Output Load Equivalent**  
(for  $t_{LZCE}$ ,  $t_{HZWE}$ ,  $t_{LZWE}$ ,  $t_{HZWE}$ ,  $t_{LZOE}$ ,  $t_{HZOE}$ )

Read Cycle No. 1<sup>(6, 7)</sup>



Read Cycle No. 2<sup>(3, 6, 8)</sup> For JEDEC Version




4

AC Electrical Characteristics (V<sub>CC</sub> = 5V ± 10%, All Temperature Ranges)


Description	Symbol	-20		-25		-35		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ Cycle								
READ Cycle time	t <sub>RC</sub>	20		25		35		ns
Address access time	t <sub>AA</sub>		20		25		35	ns
Chip enable access time	t <sub>ACE</sub>		20		25		35	ns
Output hold from address change	t <sub>OH</sub>	3		3		3		ns
Chip enable to output in low Z <sup>(2, 4)</sup>	t <sub>LZCE</sub>	5		5		5		ns
Chip disable to output in high Z <sup>(2, 3, 4)</sup>	t <sub>HZCE</sub>		10		10		15	ns
Chip enable to power up time <sup>(4)</sup>	t <sub>PU</sub>	0		0		0		ns
Chip disable to power down time	t <sub>PD</sub>		20		25		35	ns
Output enable access time	t <sub>AOE</sub>		8		8		12	ns
Output Enable to output in low Z <sup>(2, 4)</sup>	t <sub>LZOE</sub>	0		0		0		ns
Output disable to output in high Z <sup>(2, 4)</sup>	t <sub>HZOE</sub>		8		10		12	ns



Notes referenced are after Data Retention Table.

**Write Cycle No. 1 (Write Enable Controlled)**



**Write Cycle No. 2 (Chip Enable Controlled)**




 UNDEFINED  
 DON'T CARE

**AC Electrical Characteristics** (V<sub>CC</sub> = 5V ± 10%, All Temperature Ranges)

Description	Symbol	-20		-25		-25 <sup>(1)</sup>		-35		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE Cycle time	t <sub>WC</sub>	20		25		25		35		ns
Chip enable to end of write	t <sub>CW</sub>	15		15		20		20		ns
Address Valid to end of write	t <sub>AW</sub>	15		15		20		20		ns
Address setup time	t <sub>AS</sub>	0		0		0		0		ns
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		ns
Write pulse width	t <sub>WP</sub>	15		15		20		20		ns
Data setup time	t <sub>DS</sub>	10		12		15		15		ns
Data hold time	t <sub>DH</sub>	0		0		0		0		ns
Write disable to output in low Z <sup>(2, 4)</sup>	t <sub>LZ</sub>	0		0		0		0		ns
Write enable to output in high <sup>(2, 4)</sup>	t <sub>HZWE</sub>		8		10		10		15	ns

Low  $V_{CC}$  Data Retention Waveform



4


Data Retention Electrical Characteristics (L Version Only)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Retention Data		2	—	—	V
$I_{CCDR}$	Data Retention Current	$CE1 \geq V_{CC} - 0.2V$ or $CE2 \leq (V_{SS} + 0.2V)$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$				
		$V_{CC} = 2V$	—	95	500	$\mu A$
		$V_{CC} = 3V$	—	350	750	$\mu A$
$t_{CDR}$	Chip Deselect to Data Retention Time		0	—	—	ns
$t_R^{(4)}$	Operation Recovery Time		$t_{RC}^{(5)}$	—	—	ns

NOTES: (For 3 previous Electrical Characteristics tables)

1.  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range only.
2. The parameter is tested with  $CL = 5\text{ pF}$  as shown in Fig. #2. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage.
3. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
4. This parameter is sampled.
5.  $t_{RC}$  = Read cycle time.
6.  $WE$  is high for a READ cycle.
7. The device is continuously selected. All the Chip Enables are held in their active state.
8. The address is valid prior to or coincident with the latest occurring Chip Enable.

Ordering Information



<b>Chip</b>	<b>Package Type</b>
PDM41024	32-pin LCC