

Decision Circuit with Differential I/O

Description

The CXB1107Q is an ECL ultra high speed monolithic Decision Circuit, which contains a D Flip-Flop with High Gain Slicer at the input stage.

Differential data input is amplified by the High Gain Slicer and stored in the D Flip-Flop at the positive transition of the Clock. The stored data is held at Q and \bar{Q} pins until the next positive transition of the Clock occurs. The Clock input has differential input pins C and \bar{C} . Built-in reference voltage is provided at V_{BB} pins to facilitate the use of single input operation.


Features

- Typical AC characteristics: Clock rate up to 3.2GHz
Clock rate up to 2.3GHz at an input level of 50mV
- Differential Data and Clock inputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D, \bar{D}	Data input
C, \bar{C}	Clock inputs (positive edge trigger)
Q, \bar{Q}	Data output
DOUT, \bar{DOUT}	Buffered input data outputs
V_{BB}	Reference voltage output
VCC	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

Input		Output	
D	C	Q	DOUT
L	L	Hold	L
H	L	Hold	H
L	J	L	L
H	J	H	H
L	H	Hold	L
H	H	Hold	H

Note: H; HIGH voltage level
L; LOW voltage level
J; Positive transition edge
Hold; Means no-change in the output

DC Characteristics

$$V_{EE} = -4.5 \pm 0.3V, V_{CC} = V_{CCA} = GND, V_{TT} = -2.0V, T_C = 0^\circ C \text{ to } +85^\circ C$$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-116	-85	-59	mA
Input voltage range	V_{IN}		-2.0	-1.3	-0.5	V
Min. Decision voltage	V_D	$f_{CLOCK} = 1.8GHz$			50	mVpp

Note: Other DC characteristics; See pages 3-3 and 3-4.

AC Characteristics

$$V_{EE} = -4.5 \pm 0.3V, V_{CC} = V_{CCA} = GND, V_{TT} = -2.0V, T_C = 0^\circ C \text{ to } +85^\circ C, R_T = 50\Omega \text{ to } V_{TT}$$

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T_{PLH}	C	Q		460	610	770	ps
	T_{PHL}				440	590	750	
	T_{PLH}	D	D _{OUT}		420	570	730	
	T_{PHL}				400	550	710	
Set up time	T_S	D, C	Q		220			GHz
Hold time	T_H	C, D			120			
Max. Clock frequency	f_{MAX}	D	Q	$V_{in} = 50mV_{pp}$	1.8	2.3		GHz
				$V_{in} = 800mV_{pp}$	2.6	3.2		
Rise time	T_{TLH}	C		20% to 80%		220	280	ps
Fall time	T_{THL}					170	220	

Note: AC test circuit; See pages 4-3, 4-4 and 4-5.