

---

# HM5165405AU-6

64M EDO DRAM (16-Mword × 4-bit)  
4k refresh

# HITACHI

ADE-203-836B (Z)  
Rev. 2.0  
Nov. 10, 1997

---

## Description

The Hitachi HM5165405AU-6 is CMOS dynamic RAM organized 16,777,216-word × 4-bit. It employs the most advanced CMOS technology for high performance and low power. HM5165405AU-6 offers Extended Data Out (EDO) Page Mode as a high speed access mode. It has the package variations of standard 400-mil 32-pin plastic TSOPII.

## Features

- Single 3.3 V ( $\pm 0.3$  V)
- Access time: 60 ns (max)
- Power dissipation
  - Active mode: 576 mW (max)
  - Standby mode: 1.08 mW (max)
- EDO page mode capability
- Refresh cycle
  - 4096 refresh cycles: 128 ms
- 4 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
  - Self refresh
- Battery backup operation

## Ordering Information

Type No.	Access time	Package
HM5165405AUTT-6	60 ns	400-mil 32-pin plastic TSOP II (TTP-32DC)


---

---

# HM5165405AU-6

---

## Pin Arrangement




**Pin Description**

<b>Pin name</b>	<b>Function</b>
A0 to A11	Address input <ul style="list-style-type: none"><li>• Row/Refresh address A0 to A11</li><li>• Column address A0 to A11</li></ul>
I/O0 to I/O3	Data input/Data output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Read/Write enable
$\overline{\text{OE}}$	Output enable
$V_{\text{CC}}$	Power supply
$V_{\text{SS}}$	Ground
NC	No connection* <sup>1</sup>

Notes: 1. Not internally connected with die.

# HM5165405AU-6

## Block Diagram



## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	$-0.5$ to $V_{CC} + 0.5$ ( $\leq 4.6$ V (max))	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	$-0.5$ to $+4.6$	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to $+70$	$^{\circ}C$
Storage temperature	$T_{stg}$	$-55$ to $+125$	$^{\circ}C$

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	$V_{CC}$	3.0	3.3	3.6	V	1, 2
Input high voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	$V_{IL}$	-0.3	—	0.8	V	1

- Note:
1. All voltage referred to  $V_{SS}$ .
  2. The supply voltage with all  $V_{CC}$  pins must be on the same level. The supply voltage with all  $V_{SS}$  pins must be on the same level.

## HM5165405AU-6

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HM5165405AU			Test conditions
		60 ns			
		Min	Max	Unit	
Operating current* <sup>1</sup> , * <sup>2</sup>	I <sub>CC1</sub>	—	160	mA	t <sub>RC</sub> = min
Standby current	I <sub>CC2</sub>	—	2	mA	TTL interface R <sub>AS</sub> , C <sub>AS</sub> = V <sub>IH</sub> Dout = High-Z
		—	300	μA	CMOS interface R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.2 V Dout = High-Z
R <sub>AS</sub> -only refresh current* <sup>2</sup>	I <sub>CC3</sub>	—	160	mA	t <sub>RC</sub> = min
Standby current* <sup>1</sup>	I <sub>CC5</sub>	—	5	mA	R <sub>AS</sub> = V <sub>IH</sub> , C <sub>AS</sub> = V <sub>IL</sub> Dout = enable
C <sub>AS</sub> -before-R <sub>AS</sub> refresh current	I <sub>CC6</sub>	—	140	mA	t <sub>RC</sub> = min
EDO page mode current* <sup>1</sup> , * <sup>3</sup>	I <sub>CC7</sub>	—	120	mA	t <sub>HPC</sub> = min
Battery backup current* <sup>4</sup> (Standby with CBR refresh)	I <sub>CC10</sub>	—	650	μA	CMOS interface Dout = High-Z, CBR refresh: t <sub>RC</sub> = 31.3 μs t <sub>RAS</sub> ≤ 0.3 μs
Self refresh mode current	I <sub>CC11</sub>	—	400	μA	CMOS interface R <sub>AS</sub> , C <sub>AS</sub> ≤ 0.2 V Dout = High-Z
Input leakage current	I <sub>LI</sub>	-10	10	μA	0 V ≤ Vin ≤ V <sub>CC</sub> + 0.3 V
Output leakage current	I <sub>LO</sub>	-10	10	μA	0 V ≤ Vout ≤ V <sub>CC</sub> Dout = disable
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	V	High Iout = -2 mA
Output low voltage	V <sub>OL</sub>	0	0.4	V	Low Iout = 2 mA

Notes : 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed once or less while R<sub>AS</sub> = V<sub>IL</sub>.

3. Address can be changed once or less within one page mode cycle t<sub>HPC</sub>.

4. V<sub>IH</sub> ≥ V<sub>CC</sub> - 0.2 V, 0 V ≤ V<sub>IL</sub> ≤ 0.2 V.

---

---

**HM5165405AU-6**

---

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{i1}$	—	5	pF	1
Input capacitance (Clocks)	$C_{i2}$	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{i/O}$	—	7	pF	1, 2

- Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

## HM5165405AU-6

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ) \*<sup>1</sup>, \*<sup>2</sup>, \*<sup>17</sup>

### Test Conditions

- Input rise and fall time: 2 ns
- Input levels:  $V_{IL} = 0\text{ V}$ ,  $V_{IH} = 3\text{ V}$
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM5165405AU		Unit	Notes
		Min	Max		
Random read or write cycle time	$t_{RC}$	104	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	40	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	10	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	10	10000	ns	
Row address setup time	$t_{ASR}$	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	ns	
Column address hold time	$t_{CAH}$	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	45	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	14	30	ns	4
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	15	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	48	—	ns	21
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5	—	ns	
$\overline{\text{OE}}$ to Din delay time	$t_{OED}$	15	—	ns	5
$\overline{\text{OE}}$ delay time from Din	$t_{DZO}$	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	$t_{DZC}$	0	—	ns	6
Transition time (rise and fall)	$t_T$	2	50	ns	7



**Read Cycle**

Parameter	Symbol	HM5165405AU		Unit	Notes
		60 ns			
		Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	ns	8, 9
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	ns	9, 10, 16
Access time from address	$t_{\text{AA}}$	—	30	ns	9, 11, 16
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	15	ns	9
Read command setup time	$t_{\text{RCS}}$	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	$t_{\text{RCHR}}$	60	—	ns	
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	30	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	18	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	0	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	ns	20
Output data hold time from $\overline{\text{OE}}$	$t_{\text{OHO}}$	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	15	ns	13, 20
Output buffer turn-off to $\overline{\text{OE}}$	$t_{\text{OEZ}}$	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	15	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	$t_{\text{OHR}}$	3	—	ns	20
Output buffer turn-off to $\overline{\text{RAS}}$	$t_{\text{OFR}}$	—	15	ns	13, 20
Output buffer turn-off to $\overline{\text{WE}}$	$t_{\text{WEZ}}$	—	15	ns	13
$\overline{\text{WE}}$ to Din delay time	$t_{\text{WED}}$	15	—	ns	
$\overline{\text{RAS}}$ to Din delay time	$t_{\text{RDD}}$	15	—	ns	

## HM5165405AU-6

### Write Cycle

Parameter	Symbol	HM5165405AU		Unit	Notes
		60 ns			
		Min	Max		
Write command setup time	$t_{WCS}$	0	—	ns	14
Write command hold time	$t_{WCH}$	10	—	ns	
Write command pulse width	$t_{WP}$	10	—	ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	15	—	ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	10	—	ns	
Data-in setup time	$t_{DS}$	0	—	ns	
Data-in hold time	$t_{DH}$	10	—	ns	

### Read-Modify-Write Cycle

Parameter	Symbol	HM5165405AU		Unit	Notes
		60 ns			
		Min	Max		
Read-modify-write cycle time	$t_{RWC}$	149	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	78	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	33	—	ns	14
Column address to $\overline{WE}$ delay time	$t_{AWD}$	48	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	15	—	ns	

### Refresh Cycle

Parameter	Symbol	HM5165405AU		Unit	Notes
		60 ns			
		Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	$t_{WRP}$	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	$t_{WRH}$	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	0	—	ns	

**EDO Page Mode Cycle**

Parameter	Symbol	HM5165405AU			
		60 ns			
		Min	Max	Unit	Notes
EDO page mode cycle time	$t_{HPC}$	25	—	ns	19
EDO page mode $\overline{RAS}$ pulse width	$t_{RASP}$	—	100000	ns	15
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	35	ns	9, 16
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{CPRH}$	35	—	ns	
Output data hold time from $\overline{CAS}$ low	$t_{DOH}$	3	—	ns	9
$\overline{CAS}$ hold time referred $\overline{OE}$	$t_{COL}$	10	—	ns	
$\overline{CAS}$ to $\overline{OE}$ setup time	$t_{COP}$	10	—	ns	
Read command hold time from $\overline{CAS}$ precharge	$t_{RCHC}$	35	—	ns	
Write pulse width during $\overline{CAS}$ precharge	$t_{WPE}$	10	—	ns	
$\overline{OE}$ precharge time	$t_{OEP}$	10	—	ns	

**EDO Page Mode Read-Modify-Write Cycle**

Parameter	Symbol	HM5165405AU			
		60 ns			
		Min	Max	Unit	Notes
EDO page mode read- modify-write cycle time	$t_{HPRWC}$	68	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	$t_{CPW}$	54	—	ns	14

**Refresh**

Refresh)Parameter	Symbol	Max	Unit	Notes
Refresh period	$t_{REF}$	128	ms	4096 cycles

## HM5165405AU-6

### Self Refresh Mode

Parameter	Symbol	HM5165405AU			Notes
		60 ns			
		Min	Max	Unit	
RAS pulse width (self refresh)	$t_{RASS}$	100	—	$\mu\text{s}$	
RAS precharge time (self refresh)	$t_{RPS}$	110	—	ns	
CAS hold time (self refresh)	$t_{CHS}$	-50	—	ns	


- Notes:
- AC measurements assume  $t_r = 2$  ns.
  - An initial pause of 200  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh).
  - Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  - Operation with the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .
  - Either  $t_{OED}$  or  $t_{CDD}$  must be satisfied.
  - Either  $t_{DZO}$  or  $t_{DZC}$  must be satisfied.
  - $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
  - Assumes that  $t_{RCD} \leq t_{RCD}$  (max) and  $t_{RAD} \leq t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  - Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
  - Assumes that  $t_{RCD} \geq t_{RCD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\geq t_{RAD} + t_{AA}$  (max).
  - Assumes that  $t_{RAD} \geq t_{RAD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\leq t_{RAD} + t_{AA}$  (max).
  - Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycles.
  - $t_{OFF}$  (max),  $t_{OEZ}$  (max),  $t_{WEZ}$  (max) and  $t_{OFR}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  - $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPW}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}$  (min),  $t_{CWD} \geq t_{CWD}$  (min), and  $t_{AWD} \geq t_{AWD}$  (min), or  $t_{CWD} \geq t_{CWD}$  (min),  $t_{AWD} \geq t_{AWD}$  (min) and  $t_{CPW} \geq t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - $t_{RASP}$  defines  $\overline{\text{RAS}}$  pulse width in EDO page mode cycles.
  - Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{CPA}$ .
  - All the  $V_{CC}$  and  $V_{SS}$  pins shall be supplied with the same voltages.
  - In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
  - $t_{HPC}$  (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode RAS cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{\text{CAS}}$  cycle ( $t_{CAS} + t_{CP} + 2 t_r$ ) becomes greater than the specified  $t_{HPC}$  (min) value. The value of  $\overline{\text{CAS}}$  cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
  - Data output turns off and becomes high impedance from later rising edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . Hold time and turn off time are specified by the timing specifications of later rising edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  between  $t_{OHR}$  and  $t_{OH}$  and between  $t_{OFR}$  and  $t_{OFF}$ .

21.  $t_{\text{CSH}}(\text{min})$  can be achieved when  $t_{\text{RCD}} \leq t_{\text{CSH}}(\text{min}) - t_{\text{CAS}}(\text{min})$ .
22. Please do not use  $t_{\text{RASS}}$  timing,  $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{\text{RASS}} > 100 \mu\text{s}$ , then  $\overline{\text{RAS}}$  precharge time should use  $t_{\text{RPS}}$  instead of  $t_{\text{RP}}$ .
23. CBR burst refresh or 4096 cycles of distributed CBR refresh with  $15.6 \mu\text{s}$  interval should be executed within 64 ms immediately after exiting from and before entering into the self refresh mode.
24. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
25. XXX: H or L (H:  $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$ , L:  $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$ )  
/////: Invalid Dout  
When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .


# HM5165405AU-6

## Timing Waveforms\*25

### Read Cycle




Early Write Cycle




# HM5165405AU-6

## Delayed Write Cycle<sup>\*18</sup>






Read-Modify-Write Cycle\*18




# HM5165405AU-6

## $\overline{\text{RAS}}$ -Only Refresh Cycle




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle




# HM5165405AU-6

## Hidden Refresh Cycle




EDO Page Mode Read Cycle (1)




# HM5165405AU-6

## EDO Page Mode Read Cycle (2)




EDO Page Mode Early Write Cycle



# HM5165405AU-6

## EDO Page Mode Delayed Write Cycle\*18








# HM5165405AU-6


## EDO Page Mode Mix Cycle (1)\*19






# HM5165405AU-6

## Self Refresh Cycle\* 22, 23, 24



Package Dimensions

HM5165405AUTT Series (TTP-32DC)



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30-00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 01628-585000  
Fax: 01628-585160

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 049318  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

**Revision Record**

<b>Rev.</b>	<b>Date</b>	<b>Contents of Modification</b>	<b>Drawn by</b>	<b>Approved by</b>
1.0	Sep. 30, 1997	Initial issue	M. Tsunozaki	M. Saeki
2.0	Nov. 10, 1997	Deletion of HM5165405AUJ Series (CP-32DC) Deletion of HM5165405AUTT-5/-7		

---