SHARP

SPEC No.	CC094002A
ISSUE:	Jul. 4 1997

To ;

PRELIMINARY

SPECIFICATIONS

Product Type 1/3-type Interline Color CCD Area Sensor with 1090k Pixels

Model No. LZ23H3V

※This specifications contains 35 pages including the cover and appendix.
If you have any objections. please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE:

BY:

PRESENTED

BY: K. Misawa
K. MISAWA
Dept. General Manager

REVIEWED BY: V. Fukuba

PREPARED BY: S. Kamimura

Engineering Dept. 3
Logic IC Engineering Center
TENRI Integrated Circuits Group
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.

  (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
  - ·Office electronics
  - ·Instrumentation and measuring equipment
  - ·Machine tools
  - ·Audiovisual equipment
  - ·Home appliances
  - ·Communication equipment other than for trunk lines

  (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - ·Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - ·Mainframe computers
  - ·Traffic control systems
  - ·Gas leak detectors and automatic cutoff devices
  - ·Rescue and security equipment
  - ·Other safety devices and safety equipment, etc.

  (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - ·Aerospace equipment
  - ·Communications equipment for trunk lines
  - ·Control equipment for the nuclear power industry
  - ·Medical equipment related to life support, etc.

  (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

- Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS

1. GENERAL DESCRIPTION 2
2. ARRANGEMENT OF PIXELS AND COLOR FILTERS 3
3. PIN IDENTIFICATION 4
4. ABSOLUTE MAXIMUM RATINGS 4
5. RECOMMENDED OPERATING CONDITIONS 5
6. CHARACTERISTICS 6
7. TIMING DIAGRAM EXAMPLE 7
8. STANDARD OPERATING CIRCUIT EXAMPLE 28
9. CAUTIONS FOR USE 29
10. PACKAGE OUTLINE AND PACKING SPECIFICATION 31

1. GENERAL DESCRIPTION

LZ23H3V is a 1/3-type(6.0mm) solid-state image sensor consists of PN photo-diodes and CCDs(charge-coupled devices). Having approximately 1,090,000 pixels(horizontal 1217 x vertical 893), the sensor provides a high resolution stable color image.

Features

1) Optical size Number of effective pixels :
approx. 1,000K ; 6.6mm
approx. 790K ; 5.9mm (Compatible with XGA standard)



2) Interline scan format
3) Square pixel
4) Number of image pixels : Horizontal 1174 x vertical 884
Pixel pitch : Horizontal 4.6 μm x vertical 4.6μm
Number of optical black pixels : Horizontal ; front 3 and rear 40
Vertical ; front 7 and rear 2
Number of dummy bits : Horizontal ; 22, Vertical ; 2
5) Primary color mosaic filter composed of R, G, B
6) Supports monitering mode
7) Built-in overflow drain voltage output circuit, and built-in reset gate bias output circuit
8) Variable electronic shutter
9) Low fixed pattern noise and lag
10) No burn-in and no image lag
11) Blooming suppression structure
12) Built-in output amplifier
13) 16-pin shulink-pitch DIP, ceramic pakage (Row space : 12.7mm)
14) N-type silicon substrate, N-MOS process,
Not designed or rated as radiation hardened

Applications

1) Electronic still camaras, video capturing devices for PC, etc.
2) Pattern recognition

※ The circuit diagram and others included in this specification are intended for use to explain typical application examples. Therefore, we take no responsibility for any problem as may occur due to the use of the included circuit and for any problem with industrial proprietary rights or other rights.

2. ARRANGEMENT OF PIXELS AND COLOR FILTERS



Pin arrangement of the vertical readout clock

(1, 884) (1174, 884)

φV3B	G	B	G	B	G	B	G	B	G	B
φV1A	R	G	R	G	R	G	R	G	R	G
φV3A	G	B	G	B	G	B	G	B	G	B
φV1B	R	G	R	G	R	G	R	G	R	G
φV3B	G	B	G	B	G	B	G	B	G	B
φV1A	R	G	R	G	R	G	R	G	R	G
	⋮					⋮				
φV3A	G	B	G	B	G	B	G	B	G	B
φV1B	R	G	R	G	R	G	R	G	R	G
φV3B	G	B	G	B	G	B	G	B	G	B
φV1A	R	G	R	G	R	G	R	G	R	G
φV3A	G	B	G	B	G	B	G	B	G	B
φV1B	R	G	R	G	R	G	R	G	R	G

(1, 1) (1174, 1)

3. PIN IDENTIFICATION



(TOP VIEW)

Symbol	Pin name
OD	Output transistor drain
OS	Video output
φRS	Reset transistor clock
φV1A, φV1B, φV2, φV3A, φV3B, φV4	Vertical shift resister clock
φH1, φH2	Horizontal shift resister clock
OFD	Overflow drain
PW	P well
GND	Ground
NC	Non connection

4. ABSOLUTE MAXIMUM RATINGS

(Ta = 25℃)

Parameter	Symbol	Ratings	Unit
Output transistor drain voltage	VOD	0～+18	V
Overflow drain voltage	VOFD	internal output(note1)	
Reset gate clock voltage	VφRS	internal output(note2)	
Vertical shift register clock voltage	VφV	VPW～+18	V
Horizontal shift register clock voltage	VφH	−0.3～+12	V
Voltage difference between Pwell and vertical clock	VPW-VφV	−29～0	V
Voltage difference between vertical clock	VφW-VφV	0～+15(note3)	V
Storage temparature	Tstg	−40～+80	℃
Operating ambient temparature	Topr	−20～+70	℃

(note1) Do not connect to DC voltage directly. When OFD is connected to GND, connect VOD to GND. Overflow drain clock is applied below 27Vp-p.

(note2) Do not connect to DC voltage directly. When φRS is connected to GND, connect VOD to GND. Overflow drain clock is applied below 8Vp-p.

(note3) When clock width is below 10μs, and clock duty factor is below 0.1%, voltage difference between vertical clock is guaranteed to 28V.

5. RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Operating ambient temperature	Topr		25.0		℃
Output transistor drain voltage	VOD	14.55	15.0	15.45	V
Overflow drain clock p-p level (note1)	$V\phi_{OFD}$	24.5		26.5	V
Ground	GND		0.0		V
P well voltage (note2)	VPW	-10.0		VφVL	V
Vertical shift register clock LOW level	VφV1AL, VφV1BL, VφV2L VφV3AL, VφV3BL, VφV4L	-9.5	-9.0	-8.5	V
Vertical shift register clock INTERMEDIATE level	VφV1AI, VφV1BI, VφV2I VφV3AI, VφV3BI, VφV4I		0.0		V
Vertical shift register clock HIGH level	VφV1AH, VφV1BH VφV3AH, VφV3BH	14.55	15.0	15.45	V
Horizontal shift register clock LOW level	VφH1L, VφH2L	-0.05	0.0	0.05	V
Horizontal shift register clock HIGH level	VφH1H, VφH2H	4.5	5.0	5.5	V
Reset gate clock p-p level (note3)	VφRS	4.5	5.0	5.5	V
Vertical shift register clock frequency	fφV1A, fφV1B, fφV2 fφV3A, fφV3B, fφV4		10.88 (note4) 13.47 (note5)		kHz
Horizontal shift register clock frequency	fφH1, fφH2		14.32 (note4) 18.00 (note5)		MHz
Reset gate clock frequency	fφRS		14.32 (note4) 18.00 (note5)		MHz

(note1) Use the circuit parameter indicated in "8. STANDARD OPERATING CIRCUIT EXAMPLE" (p.28), and do not connect to DC voltage directly.
(note2) VPW is set below VφVL that is low level of vertical shift register clock, or use the same power supply that is connected to VL of V driver IC.
(note3) Use the circuit parameter indicated in "8. STANDARD OPERATING CIRCUIT EXAMPLE" (p.28), and do not connect to DC voltage directly.
(note4) Operation frequency is 14.32MHz.
(note5) Operation frequency is 18.00MHz.

♦ To apply power, first connect GND and then turn on OD. After turning on OD, turn on PW first and then turn on other powers and pulses.
Do not connect the device to or disconnect it from the plug socket while power is being applied.

6. CHARACTERISTICS (Drive method : 1/30sec. frame accumulation)

Ambient temperature : +25℃, but +60℃ for parameter No. 4 and 5.
Operating conditions : the typical values specified in recommended conditions.
Color Temperature of light source : 3200K / IR cut-off filter(CM-500, 1mmt) is used.

No.	Parameter	Symbol	Note	Minimum	Typical	Maximum	Unit
1	Standard output voltage	Vo	(a)		150		mV
2	Photo response non-uniformity	PRNU	(b)			10	%
3	Saturation output voltage	Vsat	(c)(d)	450	530		mV
			(c)(e)	330	410		mV
4	Dark output voltage	Vdark	(f)		0.5	3.0	mV
5	Dark signal non-uniformity	DSNU	(g)		0.5	2.0	mV
6	Sensitivity	R	(h)	65	90		mV
7	Smear ratio	SMR	(i)		-75	-65	dB
8	Image lag	AI	(j)			1.0	%
9	Blooming suppression ratio	ABL	(k)	500			
10	Current dissipation	IOD			4.0	8.0	mA

【Note】

(a) The average output voltage of G signal under the uniform illumination. The standard exposure condition is defined when Vo is 150 mV.

(b) The image area is divided into 10 x 10 segments under the standard exposure condition. The voltage of a segment is the average output voltage of all pixels within the segment. PRNU is defined by (Vmax - Vmin) / Vo, where Vmax and Vmin are the maximum and minimum values of each segment's voltage respectively.

(c) The image area is divided into 10 x 10 segments. The segment's voltage is the average output voltages of all pixels within the segment. Vsat is the minimum segment's voltage under 10 times exposure of the standard exposure condition.

(d) The operation of OFDC is high. (for still image capturing)

(e) The operation of OFDC is low.

(f) The average output voltage under the non-exposure condition.

(g) The image area is divided into 10 x 10 segments under the non-exposure condition. DSNU is defined by (Vdmax - Vdmin), where Vdmax and Vdmin are the maximum and minimum values of each segment's voltage respectively.

(h) The average output voltage of G signal when a 1000 lux light source with a 90% reflector is imaged by a lens of F4, f50 mm.

(i) The sensor is exposed only in the central area of V/10 square with a lens at F4, where V is the vertical image size. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum of the output voltage in the V/10 square.

(j) The sensor is exposed at the exposure level corresponding to the standard condition. AI is defined by the ratio between the output voltage measured at the 1st field during the non-exposure period and the standard output voltage.

(k) The sensor is exposed only in the central area of V/10 square, where V is the vertical image size. ABL is the ratio between the exposure at the standard condition and the exposure at a point where a blooming is observed.

♦ Within the recommended operating condition of VOD, VOFD of the internal output satisfy with ABL larger than 500 times exposure of the standard exposure condition, and Vsat larger than 330mV.

7. TIMING DIAGRAM EXAMPLE



(note1) Please do not use these signals soon after field accumulation mode is transfered to frame accumulation mode for still image capturing.

(note2) Please do not use these signals soon after frame accumulation mode is transfered to field accumulation mode for monitoring mode image.

① Vertical transfer for 14.3MHz operation【Field accumulation mode】

Shutter speed(1/1000sec)



* Please do not use the field signals soon after frame accumulation mode is transfered to field accumulation mode.

② Vertical transfer for 14.3MHz operation【Frame accumulation mode at first】



* Please do not use the frame signals soon after field accumulation is transfered to frame accumulation mode.

③, ③' Vertical transfer for 14.3MHz operation [Frame accumulation mode]



* Please do not use the frame signals soon after field accumulation mode is transfered to frame accumulation mode.

④ Vertical transfer for 14.3MHz operation【Frame accumulation mode】



* Please do not use the frame signals soon after field accumulation mode is transfered to frame accumulation mode.

⑤ Vertical transfer for 14.3MHz operation【Field accumulation mode at first】



* Please do not use the field signals soon after frame accumulation mode is transfered to field accumulation mode.

Readout timing for 14.3MHz operation [Field accumulation mode]



Readout timing for 14.3MHz operation [Frame accumulation mode at first]



Readout timing for 14.3MHz operation [Frame accumulation mode]




Horizontal transfer for 14.3MHz operation
HD
ΦH1
ΦH2
ΦRS
OS
ΦV1A
ΦV1B
ΦV2
ΦV3A
ΦV3B
ΦV4
ΦOFD
1316.0
132
117.5
40
••1174
OB(40)
PRE_SCAN(22) OB(3) 1••
OUTPUT
48
80
64
96
40
88
56
104
72
92

Charge swept transfer for 14.3Mllz operation



① Vertical transfer for 18.0MHz operation【Field accumulation mode】



* Please do not use the field signals soon after frame accumulation mode is transfered to field accumulation mode.

② Vertical transfer for 18.0MHz operation【Frame accumulation mode at first】



* Please do not use the field signals soon after frame accumulation mode is transfered to field accumulation mode.

③, ③' Vertical transfer for 18.0MHz operation 【Frame accumulation mode】



* Please do not use the field signals soon after frame accumulation mode is transfered to field accumulation mode.

④ Vertical transfer for 18.0MHz operation【Frame accumulation mode】



* Please do not use the frame signals soon after field accumulation mode is transfered to frame accumulation mode.

⑤ Vertical transfer for 18.0MHz operation [Field accumulation mode at first]



* Please do not use the field signals soon after frame accumulation mode is transfered to field accumulation mode.

Readout timing for 18.0MHz operation [Field accumulation mode]



Readout timing for 18.0MHz operation [Frame accumulation mode at first]



Readout timing for 18.0MHz operation [Frame accumulation mode]




Horizontal transfer for 18.0MHz operation
HD
ΦH1
ΦH2
ΦRS
OS
ΦV1A
ΦV1B
ΦV2
ΦV3A
ΦV3B
ΦV4
ΦOFD
1336.0
132
137.5
40
50
90
70
110
40
100
60
120
80
105
••1174
OB(40)
PRE_SCAN(22) OB(3)1••
OUTPUT

Charge swept transfer for 18.0MHz operation



8. STANDARD OPERATING CIRCUIT EXAMPLE



9. CAUTIONS FOR USE

1. Package Breakage

In order to prevent the package from being broken, observe the following instructions:

1) The CCD is a precise optical component and the package material is ceramic. Therefore,
   - Take care not to drop the device when mounting, handling, or transporting.
   - Avoid giving a shock to the package. Especially when leads are fixed to the socket and the circuit board, small shock could break the package more easily than when the package isn't fixed.

2) When applying force for mounting the device or any other purposes, fix the leads between a joint and a stand_off, so that no stress will be given to the jointed part of the lead. In addtion, when applying force, do it at a point below the stand_off part.
   --- The leads of the package are fixed with low melting point glass, so stress added to a lead could cause a crack in the low melting point glass in the jointed part of that lead.



3) When mounting the package on the housing, be sure that the package is not bent.
   --- If a bent package is forced into place between a hard plate or the like, the package may be broken.

4) If any damage or breakage occur on the surface of the glass cap, its characteristics could deteriorate. Therefore,
   - Do not hit the glass cap.
   - Do not give a shock large enough to cause distortion.
   - Do not scrub or scratch the glass surface.
   --- Even a soft cloth or applicator, if dry, could cause dust to scratch the glass.

2. Electrostatic damage

As compared with general MOS-LSI, CCD has lower ESD.
Therefore, please take the following anti-static measures when handling the CCD:

1) Always discharge static electricity by grounding the human body and the instrument to be used. To ground the human body, provide resistance of about 1 Meg ohm between the human body and the ground to be on the safe side.
2) When directly handling the device with fingers, hold the part without leads and do not touch any lead.
3) To avoid generating static electricity,
   a. do not scrub the glass surface with cloth or plastic
   b. do not attach any tape or labels
   c. do not clean the glass surface with dust-cleaning tape
4) When storing or transporting the device, put it in a container of conductive material.

3. Dust and contamination

Dust or contamination on the glass surface could deteriorate the output characteristic or cause a scar. In order to minimize dust or contamination on the glass surface、take the following precautions:

1) Hanlde CCD in a clean environment such as a cleaned booth.
(The cleanliness level should be, if possible, class 1000 at least.)
2) Do not touch the glass surface with fingers. If dust or contamination gets on the glass surface, the following cleaning method is recommended:
- Dust from static electricity should be blown off with an ionized air blower. For anti-electrostatic measures, however, ground all the leads on the device before blowing off the dust.
- The contamination on the glass surface should be wiped off with a clean applicator soaked in Isopropyl alcohol. Wipe slowly and gently in one direction only.

--- Frequently replace the applicator and do not use the same applicator to clean more than one device.

※ Note: In most cases, dust and contamination are unavoidable, even before the device is first used. It is, therefore, recommended that the above procedures should be taken to wipe out dust and contamination before using the device.

4. Other

1) Soldering should be manually performed within 5 seconds at 350℃ maximum at soldering iron.
2) Avoid using or storing the CCD at high temperature or high humidity as it is a precise optical component. Do not give a mechanical shock to the CCD.
3) Do not expose the device to strong light. For the color device, long exposure to strong light will fade the color of the color filters.
4) The exit pupil position of lens should be 15~50mm from the top surface of CCD.

10 PACKAGE OUTLINE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to attached drawing

(The seal resin stick out from the package shall be passed. And, the seal resins are two kinds of colors, white and transparency.)

2. Markings

Marking contents

(1) Product name : LZ23H3V
(2) Company name : SHARP
(3) Country of origin : JAPAN
(4) Date code : YY WW XXX



Positions of markings are shown in the package outline drawing .

But, markings shown in that drawing are not provided any measurements of their characters and their positions.

3. Packing Specification

3 − 1. Packing materiales

Material Name	Material Spec.	Purpose
Device case	Cardboard(150devices/case)	Device tray fixing
Device tray	Conductive plastic (50devices/tray)	Device packing(3trays/case)
Cover tray	Conductive plastic(1tray/case)	Device packing
PP band	Polypropylene	Device tray fixing
Buffer	Cardboard(2sheets/case)	Shock absorber of device tray
Plastic film bag	Plastic film	Device tray fixing
Tape	Paper	Sealing plastic film bag and device case
Label	Paper	Indicates part number, quantity and date of manufacture

3 − 2. External appearance of packing

Refer to attached drawing

4. Precaution

1) Before unpacking, confirm the imports of the chapter "Handling Precaution" in this device specifications.

2) Unpacking should be done on the stand treated with anti-ESD. At that time, the same anti-ESD treatment should be done to operater's body, too.



(UNIT : mm)

材質 MATERIAL	仕 上 FINISH	名 称 NAME	WDIP16−N−500C Package Outline Specification
		コード CODE	
MODULE ASSEMBLY APPLICATION ENGINEERING DEPARTMENT			
INTEGRATED CIRCUITS (IC) GROUP		図 番 DRAWING No.	GDG016B−1AE6
SHARP CORPORATION			



(UNIT : mm)

材質 MATERIAL	仕 上 FINISH	名 称 NAME	External Appearance of Packing
		コード CODE	
MODULE ASSEMBLY APPLICATION ENGINEERING DEPARTMENT			
INTEGRATED CIRCUITS (IC) GROUP		図 番 DRAWING No.	KSEC-150T2-0
SHARP CORPORATION			