

FAN3850A

Microphone Pre-Amplifier with Digital Output

Features

- Optimized for Mobile Handset and Notebook PC Microphone Applications
- Accepts Input from Electret Condenser Microphones (ECM)
- Pulse Density Modulation (PDM) Output
- Standard 5-Wire Digital Interface
- 16dB and 19dB Gain Versions Available⁽¹⁾
- Low Input Capacitance, High PSR, 20kHz Pre-Amplifier
- Low-Power 1.5µA Sleep Mode
- Typical 470µA Supply Current
- SNR of 62/61dB(A) for 16/19dB Gain Respectively
- Total Harmonic Distortion 0.02%
- Input Clock Frequency Range of 1-4MHz
- Integrated Low Drop-Out Regulator (LDO)
- Small 1.26mm x 0.86mm 6-Ball WLCSP Package

Description

The FAN3850A integrates a pre-amplifier, LDO, and ADC that converts Electret Condenser Microphone (ECM) outputs to digital Pulse Density Modulation (PDM) data streams. The pre-amplifier accepts analog signals from the ECM and drives an over-sampled sigma delta Analog-to-Digital Converter (ADC) and outputs PDM data. The PDM digital audio has the advantage of noise rejection and easy interface to mobile handset processors.

The FAN3850A features an integrated LDO and is powered from the system supply rails up to 3.63V, with low power consumption of only 0.85mW and less than 20µW in Power-Down Mode.

Applications

- Electret Condenser Microphones with Digital Output
- Mobile Handset
- Headset Accessories
- Personal Computer (PC)

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN3850AUC16X	-30°C to +85°C	6 Ball, Wafer-Level Chip-Scale Package (WLCSP)	3000 Units on Tape & Reel
FAN3850AUC19X	-30°C to +85°C	6-Ball, Wafer-Level Chip-Scale Package (WLCSP)	3000 Units on Tape & Reel

Note:

1. Alternate gain options are possible. Please contact Fairchild.

Block Diagram




Figure 1. Block Diagram

Pin Configuration




Figure 2. Pin Assignments

Pin Definitions

Pin#	Name	Type	Description
A1	CLOCK	Input	Clock Input
B1	GND	Input	Ground Pin
C1	DATA	Output	PDM Output – 1 Bit ADC
A2	SELECT	Input	Rising or Falling Clock Edge Select
B2	INPUT	Input	Microphone Input
C2	VDD	Input	Device Power Pin

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	DC Supply Voltage	-0.3	4.0	V
V _{IO}	Analog and Digital I/O	-0.3	V _{CC} +0.3	V
ESD	Human Body Model, JESD22-A114, All Pins Except Microphone Input	±7		kV
	Human Body Model, JESD22-A114 – Microphone Input	±300		V

Note:

- This device is fabricated using CMOS technology and is therefore susceptible to damage from electrostatic discharges. Appropriate precautions must be taken during handling and storage of this device to prevent exposure to ESD.

Reliability Information

Symbol	Parameter	Min.	Typ.	Max.	Unit
T _J	Junction Temperature			+150	°C
T _{STG}	Storage Temperature Range	-65		+125	°C
T _{RFLW}	Peak Reflow Temperature			+260	°C
Θ _{JA}	Thermal Resistance, JEDEC Standard, Multilayer Test Boards, Still Air		90		°C/W

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Typ.	Max.	Unit
T _A	Operating Temperature Range	-30		+85	°C
V _{DD}	Supply Voltage Range	1.64	1.80	3.63	V
t _{RF-CLK}	Clock Rise and Fall Time			10	ns

Device Specific Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A=25^\circ\text{C}$, $V_{DD}=1.8\text{V}$, $V_{IN}=94\text{dB (SPL)}$, and $f_{CLK}=2.4\text{MHz}$.
Duty Cycle=50% and $C_{MIC}=15\text{pF}$.

Symbol	Parameter	FAN3850AUC16X			FAN3850AUC19X			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
SNR	Signal-to-Noise Ratio $f_{IN}=1\text{kHz (1Pa)}$, A-Weighted		62			61		dB(A)
e_N	Total Input RMS Noise ⁽⁴⁾ 20Hz to 20kHz, A-Weighted		5.74	6.80		4.45	5.30	μV_{RMS}
V_{IN}	Maximum Input Signal $f_{IN}=1\text{kHz}$, THD+N < 10%, Level=0V			448			317	mV _{PP}

Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A=25^\circ\text{C}$, $V_{DD}=1.8\text{V}$, $V_{IN}=94\text{dB (SPL)}$, and $f_{CLK}=2.4\text{MHz}$.
Duty Cycle=50% and $C_{MIC}=15\text{pF}$.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage Range		1.64	1.80	3.63	V
I_{DD}	Supply Current	INPUT=AC Coupled to GND, CLOCK=On, No Load		470		μA
I_{SLEEP}	Sleep Mode Current	$f_{CLK}=\text{GND}$		1.5	8.0	μA
PSR	Power Supply Rejection ⁽⁴⁾	INPUT=AC Coupled to GND, Test Signal on $V_{DD}=217\text{Hz}$ Square Wave and Broadband Noise ⁽³⁾ , Both 100mV _{P-P}		-74		dBFS
IN_{NOM}	Nominal Sensitivity ⁽⁵⁾	INPUT=94dB SPL (1Pa)		-26		dBFS
THD	Total Harmonic Distortion ⁽⁶⁾	$f_{IN}=1\text{kHz}$, INPUT=-26dBFS		0.02	0.20	%
THD+N	THD and Noise ⁽⁴⁾	$50\text{Hz} \leq f_{IN} \leq 1\text{kHz}$, INPUT=-20dBFS		0.2	1.0	%
		$f_{IN}=1\text{kHz}$, INPUT=-5dBFS		1.0	5.0	
		$f_{IN}=1\text{kHz}$, INPUT=0dBFS		5.0	10.0	
C_{IN}	Input Capacitance ⁽⁷⁾	INPUT		0.2		pF
R_{IN}	Input Resistance ⁽⁷⁾	INPUT	>100			G Ω
V_{IL}	CLOCK & SELECT Input Logic LOW Level				0.3	V
V_{IH}	CLOCK & SELECT Input Logic HIGH Level		1.5		$V_{DD}+0.3$	V
V_{OL}	Data Output Logic LOW Level				$0.35 \cdot V_{DD}$	V
V_{OH}	Data Output Logic HIGH Level		$0.65 \cdot V_{DD}$			V
V_{OUT}	Acoustic Overload Point ⁽⁷⁾	THD < 10%	120			dB SPL

Continued on the following page...


Electrical Characteristics (Continued)

Unless otherwise specified, all limits are guaranteed for $T_A=25^{\circ}\text{C}$, $V_{DD}=1.8\text{V}$, $V_{IN}=94\text{dB(SPL)}$, and $f_{CLK}=2.4\text{MHz}$. Duty Cycle=50% and $C_{MIC}=15\text{pF}$.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t_A	Time from CLOCK Transition to Data becoming Valid	On Falling Edge of CLOCK, SELECT=GND, $C_{LOAD}=15\text{pF}$	18	43		ns
t_B	Time from CLOCK Transition to Data becoming HIGH-Z	On Rising Edge of CLOCK, SELECT=GND, $C_{LOAD}=15\text{pF}$	0	5	16	ns
t_A	Time from CLOCK Transition to Data becoming Valid	On Rising Edge of CLOCK, SELECT= V_{DD} , $C_{LOAD}=15\text{pF}$	18	56		ns
t_B	Time from CLOCK Transition to Data becoming HIGH-Z	On Falling Edge of CLOCK, SELECT= V_{DD} , $C_{LOAD}=15\text{pF}$	0	5	16	ns
f_{CLK}	Input CLOCK Frequency ⁽⁸⁾	Active Mode	1.0	2.4	4.0	MHz
CLK_{dc}	CLOCK Duty Cycle ⁽⁴⁾		40	50	60	%
t_{WAKEUP}	Wake-Up Time ⁽⁹⁾	$f_{CLK}=2.4\text{MHz}$		0.35	2.00	ms
$t_{FALLASLEEP}$	Fall-Asleep Time ⁽¹⁰⁾	$f_{CLK}=2.4\text{MHz}$	0	0.01	1.00	ms
C_{LOAD}	Load Capacitance on Data				100	pF

Notes:

3. Pseudo-random noise with triangular probability density function. Bandwidth up to 10MHz.
4. Guaranteed by characterization.
5. Assuming that 120dB(SPL) is mapped to 0dBFS.
6. Assuming an input of -45dBV
7. Guaranteed by design.
8. All parameters are tested at 2.4MHz. Frequency range guaranteed by characterization.
9. Device wakes up when $f_{CLK} \geq 300\text{kHz}$.
10. Device falls asleep when $f_{CLK} \leq 70\text{kHz}$.



t_A – Microphone delay from clock edge to data assertion.
 t_B – Microphone delay from clock edge to high-impedance state.
 $t_A > t_B$ to have interim HIGH-Z state in both signals.

Figure 3. Interface Timing

Typical Performance Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A=25^\circ\text{C}$, $V_{DD}=1.8\text{V}$, $V_{IN}=94\text{dB(SPL)}$, $f_{CLK}=2.4\text{MHz}$, and duty cycle=50%.




Figure 4. Noise vs. Frequency




Figure 5. THD, SINAD, and SNR vs. Input Amplitude

Typical Performance Characteristics (Continued)




Figure 6. THD, SINAD, and SNR vs. Output Level

Temp (°C)	Delta (dB)
-40	0.1971
-30	0.1644
-20	0.1260
-10	0.0954
0	0.0657
10	0.0359
20	0.0139
25	0.0000
30	-0.0097
40	-0.0344
50	-0.0514
60	-0.0739
70	-0.0998
80	-0.1183
85	-0.1271




Figure 7. Δ Gain vs. Temperature (Nominal Temperature= 25°C)

Applications Information




Figure 8. Mono Microphone Application Circuit




Figure 9. Stereo Microphone Application Circuit

Applications Information (Continued)




Figure 10. MIC Element Drawing

A 0.1 μ F decoupling capacitor is required for V_{DD} . It can be located inside the microphone or on the PCB very close to the V_{DD} pin.

Due to high input impedance, care should be taken to remove all flux used during the reflow soldering process.

A 100 Ω resistance is recommended on the clock output of the device driving the FAN3850A to minimize ringing and improve signal integrity.

For optimal PSR, route a trace to the V_{DD} pin. Do not place a V_{DD} plane under the device.

Physical Dimensions




Figure 11. 6-Ball, Wafer-Level Chip-Scale Package (WLCSP)

FAN3850A External Product Dimensions

Product ID	D	E	X	Y
All options	1.260mm	0.860mm	0.145mm	0.145mm
Ball Composition: SN97.5-Ag2.5				

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent version. Package specifications do not expand Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductors online packaging area for the most recent packaging drawings and tape and reel specifications. <http://www.fairchildsemi.com/packaging/>.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|--------------------------|--|---------------------------------------|----------------------|
| 2Cool™ | FlashWriter®* | | Sync-Lock™ |
| AccuPower™ | FPST™ | | SYSTEM GENERAL®* |
| Auto-SPM™ | F-PFST™ | | The Power Franchise® |
| AX-CAP™* | FRFET® | | the power franchise |
| BitSiC® | Global Power Resource™ | | TinyBoost™ |
| Build it Now™ | Green FPS™ | | TinyBuck™ |
| CorePLUS™ | Green FPS™ e-Series™ | | TinyCalc™ |
| CorePOWER™ | Gmax™ | | TinyLogic® |
| CROSSVOLT™ | GTO™ | | TINYOPTO™ |
| CTL™ | IntelliMAX™ | | TinyPower™ |
| Current Transfer Logic™ | ISOPLANAR™ | | TinyPVM™ |
| DEUXPEED® | Making Small Speakers Sound Louder and Better™ | | TinyWire™ |
| Dual Cool™ | MegaBuck™ | | TranSiC® |
| EcoSPARK® | MICROCOUPLER™ | | TriFault Detect™ |
| EfficientMax™ | MicroFET™ | | TRUECURRENT®* |
| ESBC™ | MicroPak™ | | µSerDes™ |
| Fairchild® | MicroPak2™ | | µSerDes |
| Fairchild Semiconductor® | MillerDrive™ | | UHC® |
| FACT Quiet Series™ | MotionMax™ | | Ultra FRFET™ |
| FACT® | Motion-SPM™ | | UniFET™ |
| FAST® | miWSaver™ | | Vcx™ |
| FastvCore™ | OptoHiT™ | | VisualMax™ |
| FETBench™ | OPTOLOGIC® | | XS™ |
| | OPTOPLANAR® | | |
| | | PDP SPM™ | |
| | | Power-SPM™ | |
| | | PowerTrench® | |
| | | PowerXS™ | |
| | | Programmable Active Droop™ | |
| | | QFET® | |
| | | QST™ | |
| | | Quiet Series™ | |
| | | RapidConfigure™ | |
| | | Saving our world, 1mW/W/kW at a time™ | |
| | | SignalWise™ | |
| | | SmartMax™ | |
| | | SMART START™ | |
| | | Solutions for Your Success™ | |
| | | SPM® | |
| | | STEALTH™ | |
| | | SuperFET® | |
| | | SuperSOT™-3 | |
| | | SuperSOT™-6 | |
| | | SuperSOT™-8 | |
| | | SupreM OS® | |
| | | SyncFET™ | |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I56