

SANYO Semiconductors **DATA SHEET**

LV24003LP—Bi-CMOS IC Ultra-compact FM tuner IC for mobile set

Overview

The LV24003LP is FM tuner IC's that requires absolutely no external components.

They incorporates not only the FM tuner functions but master volume control, tone control, buzzer, source selector, Headphone amp and other functions as well in a compact VQLP package with dimensions of only 5mm×5mm×0.8mm. These IC's are simply ideal for incorporating FM tuner functions into mobile phones and other small mobile set where space is always at a premium.

Functions

- FM FE
- FM IF
- MPX Stereo Decoder
- Tuning
- Volume control
- Tone control
- Buzzer
- Source selector
- Headphone amp

Features

- No external components
- No alignments necessary
- Fully integrated low IF selectivity and demodulation
- Built-in adjacent channel interference total reduction (no 114kHz, no 190kHz)
- Due to new tuning concept, the tuning is independent of the channel spacing
- Very high sensitivity due to integrated low noise RF input amplifier
- Very low power Standby mode. No power switch circuitry required
- MPX output for RDS application
- 3-wire bus interface (Data, Clock, NR-W)
- Digital AFC Tuner locks to frequency after tuning sequence
- 8 level programmable Soft Mute
- 8 level programmable Stereo Blend
- In combination with the host, fast, low power operation of preset mode, manual search, automatic search and automatic preset store are possible
- Covers all Japanese, European and US bands
 - Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
 - SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	VCC max	Analog block supply voltage	5.0	V
	V _{DD} max	Digital block supply voltage	4.5	V
Digital input voltage	VIN1 max	Clock, Data, NR_W	V _{DD} +0.3	V
	V _{IN} 2 max	External_clk_in	V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta≤70°C	140	mW
		Ta≤70°C*	450	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

^{* 40}mm×50mm×0.8mm Material : glass epoxy resin

Operating Condition at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}	Analog block supply voltage	3.0	V
	V _{DD}	Digital block supply voltage	3.0	V
Operating supply voltage range	V _{CC} op		2.7 to 5.0	V
	V _{DD} op		2.5 to 4.0	V
	V _{IO} op	Interface supply voltage	1.8 to 4.0	V

Note: Power supply voltage V_{IO} equal V_{DD}, or V_{IO} < V_{DD} (V_{IO} \le V_{DD})

Interface Conditions at Ta = -20 to +70°C, $V_{SS} = 0V$

Descriptor	Commelle al	Conditions		Ratings			
Parameter	Symbol		min	typ	max	Unit	
Supply voltage	VDD		2.5		4.0	V	
Digital part input	٧IH	High level input voltage range	0.7V _{DD}		V_{DD}	٧	
	٧ _{IL}	Low level input voltage range	0		0.6	V	
Digital part output	lOL	Low level output current	2.0			mA	
	VOL	Low level output voltage I _{OL} =2mA			0.6	٧	
Clock input frequency	fclk	3wire_bus (29pin) clock frequency			0.7	MHz	
External clock frequency	fclk_ext	CLK_IN (31pin) frequency	32k		14M	Hz	

Note: CLK_IN (31pin) can input sign wave.

LV24003LP

Operating Characteristics at Ta = 25°C, V_{CC} =3.0V, V_{DD} =3.0V, V_{OL} =15, Soft Mute / Stereo=off

 V_{OL} =15 -Block2 register09h Volume_Bit 3-0 = 0001

December	O:h a l	Conditions		Ratings			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Operational supply current	ICCA	Analog Block at 60dBμ input	15	19	24	mA	
		The 23pin is measured	10	19		MA	
	ICCD	Digital Block at 60dBμ input	0.2	0.4	0.8	mA	
		The 27, 40 pins are measured.	0.2	0.1	0.0	110 (
Standby supply current	ICCA	Analog standby mode		3	30	μΑ	
		The 23 pin is measured.				p	
	ICCD	Digital standby mode		3	30	μА	
		The 27, 40 pins are measured.				p., .	
FM coverd frq	F_range		76		108	MHz	
[FM receiving characteristics ; MONO]: fc=80MH	lz, fm=1kHz, 22	2.5kHzdev. soft_stereo, soft_mute, Buss, Treble are	all OFF.				
Input limiting voltage	-3dB LS	V _{IN} =60dBμ standard for a -3dB input		13	22	dBμV EMF	
Practical sensitivity	QS1	for 30dB signal to noise ratio input		10	17	dΒμV	
		De-emphasis is 75μs SG open		10		EMF	
Practical sensitivity	QS2	for 26dB signal to noise ratio input		1.25		\/	
		De-emphasis is 75μs SG close		1.25		μV	
Demodulator output level	VO	V _{IN} =60dBμ, 11pin output level	60	100	140	mV	
Channel balance	СВ	$V_{\mbox{\footnotesize{IN}}}$ =60dB μ , ratio of 11pin to 12pin output level	-2	0	2	dB	
Signal to noise ratio	S/N	V _{IN} =60dBμ, 11pin output level	48	58		dB	
Total harmonic distortion 1(MONO)	THD1	V _{IN} =60dBμ, 22.5kHzdev, 11pin output		0.4	1.5	%	
Total harmonic distortion 2(MONO)	THD2	V _{IN} =60dBμ, 75kHzdev, 11pin output		1.3	3	%	
Field strength level	FS	Input level for FS1 to FS2	8	18	27	dΒμ	
Muting attenation	Mute-Att	V _{IN} =60dBμ, 11pin output level	60 70		dB		
[FM receiving characteristics; STEREO]: fc=80MHz, fm=1kHz, V _{IN} =60dBμV, L+R=30% (22.5kHzdev), Pilot=10% (7.5kHzdev)							
Separation	SEP	L-mod,11pin→12pin output level	20	35		dB	
Total harmonic distortion (STEREO)	THD-ST	Main-mod (L+R), 11pin/12pin output, IHF_BPF		0.6	1.8	%	

$\textbf{Headphone power characteristics ; LV24003LP} \ at \ Ta = 25^{\circ}C, \ V_{CC} = 3.0V, \ V_{DD} = 3.0V, \ fc = 1 \\ kHz, \ R_{L} = 16\Omega, \ R_{L$


 V_{OL} = 20 (Max) Line input

Description	O. made ad	O v dilita v	Ratings			11.2
Parameter	Symbol	Conditions	min	typ	max	Unit
Headphone amp operation supply current	I _{CC} HPA1	Line input mode. no input		3	6	mA
Headphone amp standby supply current	I _{CC} HPA2	Headphone power off mode the 10 pin is measured.		3	40	μΑ
HPA power	P _O _HPA	THD=10% VR=MAX	6	10		mW
Total harmonic distortion	THD-HPA	P _O =1mW		0.6	3	%
Output noise voltage	V _{NO}	Rg=10kΩ, BPF=200Hz to 15kHz, VR=14		0.03	0.3	mV

^{*} VR=Max : Block2 register 09h Volume_Bit3-0 = 0000 setting and Block2 register 07h Volume sgift,bit6= 1 setting

Package Dimensions

unit: mm (typ) 3302A




LV24003LP


VQLP40 package Pin Description

	<u> </u>	i ili Besoription		
Pin	LV24003LP	Description	Remark	DC_bias
1	GND	GND (Analog and Digital GND)		
2	NC		Do not connect	
3	NC			
4	FM-ANT1	Antenna input		
5	FM-ANT2	Antenna GND	Connect to GND	
6	GND	GND (Analog and Digital GND)		
7	HEADPH_R	Headphone Rch output		1.2V
8	HEADPH_C	Headphone common	Not DC GND	1.2V
9	HEADPH_L	Headphone Lch output		1.2V
10	V _{CC} ²	Headphone supply voltage		
11	LINE-OUT-L	Radio Lch Line-output		1.2V
12	LINE-OUT-R	Radio Rch Line-output		1.2V
13	Package-GND	GND for Package-shied		
14	Package-GND	GND for Package-shied		
15	Package-GND	GND for Package-shied		
16	Package-GND	GND for Package-shied		
17	Package-GND	GND for Package-shied		
18	Package-GND	GND for Package-shied		
19	LINE-IN-R	Rch Line-input		1.4V
20	LINE-IN-L	Lch Line-input		1.4V
21	MPX	MPX-signal output		V _{CC} -0.3V
22	NC			
23	Vcc	Analog supply voltage		
24	NC(L2)	Internal coil2	Do not connect	2.7V
25	Vstabi.	Stabilizer voltage		2.7V
26	NC(L1)	Internal coil1	Do not connect	2.7V
27	V _{DD}	Digital supply voltage		
28	NR_W	Digital interface Read/Write		
29	DATA	Digital interface DATA		
30	CLOCK	Digital interface Clock		
31	CLK_IN	Reference clock-source input for measurement	Connect to GND if not used	
32	NC			
33	Package-GND	GND for Package-shied		
34	Package-GND	GND for Package-shied		
35	Package-GND	GND for Package-shied		
36	Package-GND	GND for Package-shied		
37	Package-GND	GND for Package-shied		
38	Package-GND	GND for Package-shied		
39	NC			
40	V _{I/O}	Digital interface supply voltage		

Block Diagram




Measurement Circuit



Note: Pin 13, 14, 15, 16, 17, 18 and Pin 33, 34, 35, 36, 37, 38 are for shield layer-GND of Bottom of Package

Application Circuit



Top view VQLP40 package

ILV000222

- Note1: Recommend to use 32Ω Headphone
- Note2: Recommend to use Value of Inductor (L1, L2, L3) over 820nH for Headphone_output (pin 7, 8, 9)
- Note3: In case of not use Headphone for ANT, Please Put Antenna Circuit ceparatly.
- Note4: Vale of Extenal Component is just reference. Please set most sutable value under Acutual operation.
- Note5: In case of necessary BPF, Please put Between FM ANT and HPA
- Note6: We recommend to put C1 ($100\mu F$ to $220\mu F$) to Pin 9 for AC_GND
- Note7: We recommend to put R1, R2, R3, R4 for interface wire.
- Note8: Please put Capacitor Between V_{DD} and GND also, put Capacitor Between V_{CC} and GND as shown on application.
- Note9: Pin 13, 14, 15, 16, 17, 18 and Pin 33, 34, 35, 36, 37, 38 are for shield layer-GND of Bottom of Package

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2006. Specifications and information herein are subject to change without notice.