

RoHS Compliant Product  
A suffix of "-C" specifies halogen free


## DESCRIPTION

The SSU50N10 is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications .

## FEATURES


- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS and 100% Rg Guaranteed
- Green Device Available

## MARKING




## PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-263	0.8K	13 inch



## TO-263



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	4.40	4.80	c2	1.17	1.45
b	0.76	1.00	b2	1.1	1.47
L4	0.00	0.30	D	8.5	9.0
c	0.36	0.5	e	2.54	REF
L3	1.50	REF	L	14.6	15.8
L1	2.29	2.79	θ	0°	8°
E	9.80	10.4	L2	1.27	REF

## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup>	$I_D$	$V_{GS}=10V, T_C=25^\circ\text{C}$	54
		$V_{GS}=10V, T_C=100^\circ\text{C}$	38
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	160	A
Total Power Dissipation <sup>4</sup>	$P_D$	$T_C=25^\circ\text{C}$	104
		$T_A=25^\circ\text{C}$	3.13
Single Pulse Avalanche Energy <sup>3</sup>	$E_{AS}$	98	mJ
Single Pulse Avalanche Current	$I_{AS}$	41	A
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ\text{C}$
<b>Thermal Resistance Rating</b>			
Maximum Thermal Resistance Junction-Ambient (PCB mount) <sup>1</sup>	$R_{\theta JA}$	40	$^\circ\text{C} / \text{W}$
Maximum Thermal Resistance Junction-Case <sup>1</sup>	$R_{\theta JC}$	1.2	$^\circ\text{C} / \text{W}$


**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ C$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Teat Conditions	
<b>Static</b>							
Drain-Source Breakdown Voltage	$BV_{DSS}$	100	-	-	V	$V_{GS}=0, I_D=250\mu A$	
Gate-Threshold Voltage	$V_{GS(th)}$	2.5	-	4.5	V	$V_{DS}=V_{GS}, I_D=250\mu A$	
Forward Transconductance	$g_{fs}$	-	27	-	S	$V_{DS}=5V, I_D=30A$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}= \pm 20V$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J = 25^\circ C$	-	-	1	$\mu A$	$V_{DS}=80V, V_{GS}=0$
		$T_J = 55^\circ C$	-	-	5		
Static Drain-Source On-Resistance <sup>2</sup>	$R_{DS(ON)}$		-	18	22	m $\Omega$	$V_{GS}=10V, I_D=30A$
			-	36	40		$V_{GS}=7V, I_D=15A$
Gate Resistance	$R_g$	-	1.9	3.8	$\Omega$	$V_{DS}=0, V_{GS}=0, f = 1.0MHz$	
Total Gate Charge	$Q_g$	-	27.6	38.6	nC	$I_D=30A$ $V_{DS}=80V$ $V_{GS}=10V$	
Gate-Source Charge	$Q_{gs}$	-	11.4	16			
Gate-Drain ("Miller") Change	$Q_{gd}$	-	7.9	11.1			
Turn-on Delay Time	$T_{d(on)}$	-	15.6	31.2	nS	$V_{DS}=50V$ $I_D=30A$ $V_{GS}=10V$ $R_G=3.3\Omega$	
Rise Time	$T_r$	-	17.2	31			
Turn-off Delay Time	$T_{d(off)}$	-	16.8	33.6			
Fall Time	$T_f$	-	9.2	18.4			
Input Capacitance	$C_{iss}$	-	1890	2645	pF	$V_{GS}=0$ $V_{DS}=15V$ $f = 1.0MHz$	
Output Capacitance	$C_{oss}$	-	268	375			
Reverse Transfer Capacitance	$C_{rss}$	-	67	94			
<b>Guaranteed Avalanche Characteristics</b>							
Single Pulse Avalanche Energy <sup>5</sup>	EAS	53	-	-	mJ	$V_{DD}=25V, L=0.1mH, I_{AS}=30A$	
<b>Source-Drain Diode</b>							
Diode Forward Voltage <sup>2</sup>	$V_{SD}$	-	-	1.2	V	$I_S=1A, V_{GS}=0$	
Continuous Source Current <sup>1,6</sup>	$I_S$	-	-	40	A	$V_D=V_G=0, \text{Force Current}$	
Reverse Recovery Time	$T_{rr}$	-	34	-	ns	$I_F=30A, T_J = 25^\circ C$	
Reverse Recovery Charge	$Q_{rr}$	-	47	-	nC	$di/dt=100A/\mu s$	


Notes:

- The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 20Z copper.
- The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- The EAS data shows Max. rating . The test condition is  $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=41A$
- The power dissipation is limited by 150 $^\circ C$  junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as  $I_D$  and  $I_{DM}$  , in real applications , should be limited by total power dissipation.


**CHARACTERISTIC CURVES**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$**


**CHARACTERISTIC CURVES**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Switching Wave**