

CLC505 High-Speed, Programmable-Supply Current, Monolithic Op Amp

General Description

The CLC505 is a monolithic, high-speed op amp with a unique combination of high performance, low power consumption, and flexibility of operation. With a 10 to 1 range of supply current programmability (not preset currents, but rather a continuous range "programmed" with a single external resistor, R_p), this amplifier can be used in a wide variety of high-performance applications. Performance (typical) at any supply current is exceptional:

	Supply Current (I _{cc})			
parameter	1mA	3.4mA	9mA	Units
-3dB bandwidth	50	100	150	MHz
settling time	35	14	12	nsec
slew rate	800	1200	1700	V/μsec
output current	7	25	45	mA

Even at 10mW power consumption, the CLC505 provides performance far beyond other monolithic op amps, many of which consume nearly 100 times as much power.

The CLC505's combination of high performance, low power consumption, and large signal performance makes the CLC505 ideal for many demanding applications in which power consumption must be minimized. Examples include a variety of remote site equipment such as battery-powered test instrumentation and communications gear. Power is also critical in applications requiring many channels, such as video switching matrices, ATE, and phased-array radar systems.

The CLC505 has been designed for ease of use and has been specified for design confidence and predictability. The following pages include three complete data sheets, one for operation at 1mA supply current, one at 3.4mA, and one at 9mA. The CLC505 is also available in several versions specified by the three-letter suffix:

CLC505AJE -40°C to +85°C 8-pin plastic SOIC

CLC505ALC -40°C to +85°C dice

Contact factory for other packages and DESC SMD number.


Features


- 10mW power consumption with 50MHz BW
- Single-resistor programming of supply current
- 3.4mA I_{cc} provides 100MHz bandwidth and 14ns settling (0.05%)
- Fast disable capability
- 0.04% differential gain at I_{cc} = 3.4mA
- 0.06% differential phase at I_{cc} = 3.4mA

Applications

- Low-power/battery applications
- Remote site instrumentation
- Mobile communications gear
- Video switching matrix
- Phased-array radar

Large-Signal Pulse Response





CLC505 Electrical Characteristics ($A_v = +6$, $V_{cc} = \pm 5V$, $R_f = 1000\Omega$, $C_p = 100pF$; unless specified)

		SUP	PLY CURREN R _P = 33kΩ	IT I_{CC} (TYP), $R_L = 250\Omega$	= 9mA		
PARAMETER	CONDITIONS	TYP	MA	X & MIN RAT	INGS	UNITS	SYMBOL
Ambient Temperature	CLC505AJ	+25°C	−40°C	+25°C	+85°C		
FREQUENCY DOMAIN RESPONSE							
-3dB bandwidth -3dB large signal	Vout<2V _{pp} Vout<5V _{pp}	150 135	>115 >95	>115 >95	>100 >80	MHz MHz	LSBW
gain flatness	Vout<2V _{pp}	,,,,		- 00	- 00	2	
peaking	<25/20/10MHz**	0	<0.4	<0.3	<0.4	dB	GFPL
peaking	>25/20/10MHz**	0	<0.6	<0.5	<0.6	dB	GFPH
rolloff	<50/40/20MHz**	0.2	<1.0	<1.0	<1.3	dB	GFR
linear phase deviation	DC to 50/40/20MHz**	0.6	<1.0	<1.0	<1.2	•	LPD
TIME DOMAIN RESPONSE							
rise and fall time	2V step	2.3	<3.0	<3.0	<3.5	ns	TRS
W' ' ' O 4 /0 05 /0 05 / **	5Vstep	2.6	<3.7	<3.7	<4.4	ns	TRL
settling time to 0.1/0.05/0.05%**	2Vstep	12	<16	<16	<16	ns o/	TSP OS
overshoot slew rate (for A_{i} , $+2$) ²	2V step	5 1700	<15 >1000	<12 >1200	<15 >1200	% V/μs	SR
	<u> </u>	1700	/1000	/1200	71200	ν/μ5	JAN .
DISTORTION AND NOISE RESPONS	SE 00/ 00/40/5141/-**	50		- 45	45	-ID-	HD2
2nd harmonic distortion	2V _{pp} , 20/10/5MHz** 2V _{pp} , 20/10/5MHz**	-50 -65	<-40 <-55	<-45 <-55	<-45 <-55	dBc dBc	HD3
3rd harmonic distortion equivalent input noise	2V _{pp} , 20/10/5MH2	-65	<-55	\ -55	\ -55	UBC	ן חטט
noise floor	>1MHz	−156	<-154	<-154	<-153	dBm(1Hz)	SNF
integrated noise	1 MHz to 200/200/100MHz**	50	<65	<65	<70	μV	INV
differential gain ³	1111112 10 200, 200, 100111112	0.04	_	"-		%	DG
differential phase ³		0.06	_	_	_	o	DP
STATIC, DC PERFORMANCE							
* input offset voltage		2	<±12.8	<±8.0	<±14	mV	VIO
average temperature coefficient		30	<±50	_	<±50	μV/°C	DVIO
★ input bias current	non-inverting	8	<±36	<±18	<±18	μΑ	IBN
average temperature coefficient		80	<±225	_	<±100	nA/°C	DIBN
★ input bias current	inverting	10	<±60	<±38	<±40	μ A	IBI
average temperature coefficient		80	<±275		<±125	nA/°C	DIBI
power supply rejection ratio		50	>45	>48	>45	dB	PSRR
common mode rejection ratio	maland mulassant	50 9	>45	>48 < 11	>45 < 12	dB	ICC
* supply current	no load, quiescent	9	<11	<u> </u>	< 14	mA	100
MISCELLANEOUS PERFORMANCE		4000	. 405		> 4000	lankan.	l DIN
non-inverting input	resistance	1200	>400	>800	>1600	kohm	RIN
autout impadance	capacitance	1 0.2	<2 <1.2	<2 <0.3	<2 <0.2	pF ohm	CIN RO
output impedance output voltage range	at DC no load	±3.3	>±2.8	>±3.0	>±3.0	V	VO
common mode input range	for rated performance	±3.3 ±2.2	>±1.5	>±3.0	>±3.0 >±2.0	v	CMIR
output current	-40°C to +85°C	±45	>±20	>±36	>±36	mA	10
output current	-40°C to +85°C	±45	>±20	≥±36	>±36	■ INA	ΙO

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings

Miscellaneous Ratings

±7V V_{cc} I_{out} is short circuit protected to ground, maximum reliability maintained if Iout does not exceed 60mA (except A8 should not exceed 35mA over military temperature range.) common mode input voltage 10V differential input voltage junction temperature range +150°C operating temperature range -40°C to + 85°C AJ: -65°C to + 150°C storage temperature range lead solder duration (+300°C) 10 sec ESD (human body model) 2000V

Recommended gain range: +2 to +21, -1 to -20

NOTES:

AJ 100% tested at +25°C at Icc = 3.4mA.

note 1: Not applicable due to output current limitations. note 2: See text on the back page of the data sheet

note 3: Differential gain and phase is characterized with a 1V_{pp}

equivalent video signal, 0-100 IRE, 40 IRE $_{pp}$, and 0IRE = 0V at the load resistor and 3.58 MHz.

CLC505 Electrical Characteristics (A_V = +6, V_{∞} = ±5V, R_f = 1000 Ω , C_p = 100pF; unless specified)

SUPP	SUPPLY CURRENT I_{CC} (TYP) = 3.4mA R_p = 100k Ω , R_L = 500 Ω			SUPPLY CURRENT I _{CC} (TYP) = 1mA $R_P = 300k\Omega$, $R_L = 1000\Omega$					
TYP	MA	X & MIN RAT	INGS	TYP	MAX & MIN RATINGS		UNITS	SYMBOL	
+25°C	-40°C	+25℃	+85°C	+25°C	–40°C	+25°C	+85°C		
100 80	>80 >50	>80 >50	>65 >40	50 33	>30	>35 >20	>30 >18	MHz MHz	SSBW LSBW
0 0 0.2 0.5	<0.3 <0.5 <1.0 <1.0	<0.2 <0.4 <1.0 <1.0	<0.3 <0.5 <1.3 <1.2	0 0 0.5 0.3	<0.2 <0.3 <1.0 <0.8	<0.1 <0.2 <1.0 <0.8	<0.2 <0.3 <1.3 <1.0	dB dB dB °	GFPL GFPH GFR LPD
3.5 4.4 14 2 1200	<4.4 <7.0 <22 <12 >700	<4.4 <7.0 <22 <10 >800	<5.4 <8.8 <22 <12 >800	7 9 35 0 800	<12 —¹ <70 <8 >500	<10 <18 <60 <5 >600	<12 <20 <60 <8 >600	ns ns ns % V/ <i>µ</i> s	TRS TRL TSP OS SR
-55 -65	<-40 <-55	< -45 < - 55	<-45 <-55	–55 –65	<-40 <-55	< -4 5 <-55	<-45 <-55	dBc dBc	HD2 HD3
-155 56 0.04 0.06	<-153 <70 —	<-153 <70 — —	<-152 <80 —	-152 55 0.1 0.1	<-150 <70 — —	<-150 <70 	<-149 <80 	dBm(1Hz) μV %	SNF INV DG DP
3 40 2 30 4 40 50 50 3.4	<±11.8 <±60 <±12 <±75 <±22 <±100 >45 >45 < 3.8	<±7.0	< ±13 < ±60 < ±6 < ±50 < ±15 < ±60 > 45 > 45 < 4.2	3 50 1 10 2 20 50 50	<±13.0 <±75 <±5.0 <±32 <±10.0 <±38 >45 >45 < 1.4	<±7.0	< ±14.5 < ±75 < ±2.5 < ±30 < ±8.0 < ±35 > 45 > 45 > 41.4	mV μV/°C μA nA/°C μA nA/°C dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC
3000 1 0.2 ±3.3 ±2.2 ±25 ±25	>1000 <2 <1.6 >±2.8 >±1.5 >±10 >±9	>2000 <2 <0.5 >±2.7 >±1.8 >±18 >±18	>4000 <2 <0.2 >±3.0 >±2.0 >±18 >±18	7500 1 0.5 ±3.3 ±2.2 ±7	>2500 <2 <3.0 >±2.5 >±1.5 >±3.0 >±2.5	>5000 <2 <1.0 >±3.0 >±1.8 >±5 >±5	>10000 <2 <0.5 >±3.0 >±2.0 >±5 >±5	kohm pF ohm V V mA mA	RIN CIN RO VO CMIR IO

Package Thermal Resistance

Transi


Package	θ_{JC}	θ_{JA}
AJE	60°C/W	140 ℃/W

Reliability	Information
istor Count	30

Notes


Conditions are different for the three supply currents:

I _{cc}	RL	R _{out}	A _v	⊶
9mA 3.4mA 1mA	75Ω 500Ω 1000Ω	75Ω 0Ω 0Ω	+2 +6 +6	
11117	100021	032	'0	}




 $^{^{**}}$ xx/yy/zz MHz indicates that the CLC505 is specified at xxMHz for I $_{\rm cc}$ = 9mA, yyMHz for I $_{\rm cc}$ =3.4mA, and zzMHz for I $_{\rm cc}$ =1mA.

Typical Performance Characteristics ($T_A = 25^{\circ}$, $A_V = +6$, $V_{CC} = \pm 5V$, $R_f = 1000\Omega$, $V_H = +3V$, $C_p = 100pF$)




http://www.national.com 4

Typical Performance Characteristics ($T_A = 25^\circ$, $A_V = +6$, $V_{CC} = \pm 5V$, $R_f = 1000\Omega$, $V_H = +3V$, $C_p = 100pF$)




$\hline \textbf{Typical Performance Characteristics} \ (\textbf{T}_{A} = 25^{\circ}, \textbf{A}_{V} = +6, \textbf{V}_{CC} = \pm 5 \textbf{V}, \textbf{R}_{f} = 1000 \Omega, \textbf{V}_{H} = +3 \textbf{V}, \textbf{C}_{p} = 100 pF)$



6

http://www.national.com



Description

The CLC505 is a progammable-supply current, current-feedback operational amplifier. Supply current and consequently dynamic performance can be easily adjusted by selecting the value of a single external resistor (R_p). This capability is reflected in the datasheet by three complete sets of specifications, each at a different value of supply current.

Selecting an Operating Point

The operating point is determined by the supply current, which in turn is determined by current (I_p) flowing out of pin 8. As the supply current is reduced the following effects will be observed:

Specification	Effect as I _{cc} decreases
bandwidth	decreases
rise time	increases
output drive	decreases
input bias current	decreases
input impedance	increases
•	(see source impedance
	discussion)

Both the specification pages and the plot pages illustrate these effects to help make the supply current vs. performance tradeoff. Performance is specified and tested at $I_{\rm cc}=1\,{\rm mA}$, 3.4mA, and 9mA as indicated in the data sheet. (Note some test conditions and especially the load resistance are different for the three supply current settings.) The performance plots show typical performance for all three supply current levels (again, with different load resistors for the various supply currents). Finally, the last set of plots show graphically the relationship between the supply current ($I_{\rm cc}$) and various performance parameters, as well as $I_{\rm cc}$ vs. the programming current, $I_{\rm p}$.


When making the supply current vs. performance tradeoff, it is first a good idea to see if one of the standard operating points ($I_{cc} = 9mA$, 3.4mA, or 1mA) fits your application. If it does, performance guaranteed on the specification pages will apply directly to your application. In addition, the value of R_p may be obtained directly from the specification page.

The following discussion will assist in selecting $l_{\rm cc}$ for applications that cannot operate at one of the specified supply current settings.

The typical performance plots should be used to select a value of $I_{\rm cc}$ suitable to your application's TYPICAL requirement for critical specifications. Then, use the performance plots and the max/min limits on the specification pages to interpolate between values of $I_{\rm cc}$ to estimate max/min values in your application.

From the selected value of I_{cc} , the "programming current" (I_p) may be easily calculated:

$$I_{\rm p} = I_{\rm cc} / 39$$



The plot of I_{cc} vs I_p in the plot pages shows this relationship graphically. Knowing I_p leads to a direct calculation of R_p

$$R_p = [(+V_{cc}-1.6)-V_n]/I_p$$

 $R_p = 8.4/I_p$ (for $+V_{cc} = +5V$ and $V_n = -5V$)

 V_n is the voltage externally applied to R_p . (Throughout the data sheet and in most applications, V_n is $-V_{cc}$ or more specifically, -5V.) The term (+ V_{cc} -1.6V) is the voltage at pin 8.

Since the op amp side of R_p is very nearly at a fixed voltage ($V_{\rm cc}$ -1.6V), I_p is a function of V_n and R_p . V_n , therefore does not have to be connected to - $V_{\rm cc}$ as long as R_p is chosen accordingly. This is beneficial in applications where non-standard supply voltages are used or when there is a need to power down the op amp via digital logic control.

First, an operating point needs to be established as discussed above. From this, I_p is obtained. I_p , in concert with the available V_n , determines R_p .

Example

An application requires that $V_{\rm cc}$ = +/-3V and performance in the 1mA operating point range. The required $I_{\rm p}$ can therefore be determined as discussed above.

$$I_p = 26 \mu A$$

 R_p is connected from pin 8 to $-V_{cc}$ and $V_{cc} = +/-3V$. Now calculate R_p under new conditions:

$$R_{p} = [(+V_{cc}-1.6V)-(-V_{cc})] / I_{p}$$

$$R_{p} = [(+3V-1.6V)-(-3V)] / 26\mu A$$

$$R_{p} = 169k\Omega$$

The CLC505 will have performance similar to $\rm R_p\!=\!300k\Omega$ shown on the datasheet, but with 40% less power dissipation due to the reduced supply voltages. (The op-amp will also have a more restricted common-mode range and output swing.) This calculation is approximate and a prudent design would include substantial performance margin for max/min limits. Comlinear application engineers are available for assistance.

Dynamic Shutdown Capability

The CLC505 may be powered on and off very quickly by controlling the voltage applied to $R_{\rm p}$. If $R_{\rm p}$ is connected between pin 8 and the output of a CMOS gate powered from \pm 1-5V supplies, the gate can be used to turn the amplifier on and off. This is shown in figure 3 below:




Figure 3: dynamic control of power consumption

When the gate output is switched from high to low, the CLC505 will turn on. In the off state, the supply current typically reduces to 0.2mA or less. The speed with which the CLC505 turns on or off is limited by the capacitance at pin 8. To improve switching time, a speed up capacitor from the gate output to pin 8 is recommended. The value of this capacitor will depend on the total capacitance connected to pin 8 and is best established experimentally. Turn-on and turn-off times of 100ns to 200ns are achievable with ordinary CMOS gates.

Example:

An open collector logic device is used to dynamically control the power dissipation of the circuit. Here, the desired connection for $R_{\rm p}$ is from pin 8 to the open collector logic device.




Figure 4: controlling power on state with TTL logic

When the logic gate goes low, the CLC505 is turned on. Performance desired is that given for I_{cc} =3.4mA under standard conditions. From the I_{cc} vs I_p plot, I_p =84 μ A. Then calculating R_p :

$$R_{p} = \frac{[(+V_{cc} - 1.6V) - (V_{n})]/I_{p}}{R_{p}} = \frac{[(+5V - 1.6V) - (0)]84\mu A}{R_{p}} = \frac{40k\Omega}{R_{p}}$$

NOTE: The rapid turn on and off ability of the CLC505 is not recommended for signal isolation applications (such as multiplexing). While the power dissipation of the amplifier drops in the off state, the amplifier may still have some gain at low frequencies.

Slew Rate

Slew rate limiting is a nonlinear response which occurs in amplifiers when the output voltage swing approaches hard, abrupt limits in the speed at which it can change. In most applications, this results in an easily identifiable "slew rate" as well as a dramatic increase in distortion for large signal levels. The CLC505 has been designed to provide enough slew rate to avoid slew rate limiting in most circuit configurations. The large signal (5V $_{\rm pp}$) bandwidth of 80MHz at I $_{\rm cc}$ =3.4mA, therefore, is only slightly less than the 100MHz small signal bandwidth. The result is a low-distortion, linear system for both small signals and large signals.

The CLC505 reaches slew rate limits only for low non-inverting gains. In other words, slew rate limiting is constrained by common mode voltage swings at the input. (This is different from traditional slew rate constraints.) The large-signal frequency response plot at a gain of ± 2 shows a break in the response, which shows that a slew rate limit has been reached. Note also that the frequency response plots at gain of ± 2 1 show that the large signal and small signal responses are nearly identical.

Differential Gain and Phase

Differential gain and phase are measurements useful

primarily in composite video channels. They are measured by monitoring the gain and phase changes of a high frequency carrier (3.58MHz typically) as the output of the amplifier is swept over a range of DC voltages.

Specifications for the CLC505 include differential gain and phase. The test signals used are based on a $1V_{pp}$ video level. Test conditions used are the following:

DC sweep range: 0 to 100 IRE units (black to white)
Carrier: 3.58MHz at 40 IRE units peak to
peak

The amplifier conditions are significantly different for the three values of supply current specified. At $I_{cc}=9mA$, the amplifier is specified for a gain of ± 2 and $\pm 150\Omega$ load (for a backmatched $\pm 75\Omega$ system). IRE amplitudes at $\pm 15\Omega$ are referred to the $\pm 75\Omega$ load resistor.

At I_{cc} = 1mA and I_{cc} = 3.4mA, the CLC505 is less capable of driving a 150 Ω load due to output current limitations. For this reason lighter loads are used and a termination resistor is omitted. The gain and load resistance for I_{cc} = 3.4mA are A_v = +6 and R_L = 500 Ω . The gain and load resistance for I_{cc} = 1mA are A_v = +6 and R_L = 1K Ω .

Source Impedance

For best results, source impedance in the non-inverting circuit configuration (see Figure 1) should be kept below $5k\Omega$. Above $5k\Omega$ it is possible for oscillation to occur, depending on other circuit parasitics. For high signal source impedances, a resistor with a value of less than $5k\Omega$ may be used to terminate the non-inverting input to ground.

Feedback Resistor

In current-feedback op amps, the value of the feedback resistor plays a major role in determining amplifier dynamics. It is important to select the correct value resistor. The CLC505 provides optimum performance with a 1k Ω feedback resistor. Furthermore, the specifications shown on the previous pages are valid only when a 1k Ω feedback resistor is used. Selection of an incorrect value can lead to severe rolloff in frequency response (if the resistor value is too large) or peaking or oscillation (if the value is too low).

Printed Circuit Layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Precision buffed resistors (PRP8351 series from Precision Resistive Products) with low parasitic reactances were used to develop the data sheet specifications. Precision carbon composition resistors will also yield excellent results. Standard spirally-trimmed RN55D metal film resistors will work with a slight decrease in bandwidth due to their reactive nature at high frequencies.

Evaluation PC boards (part number 730013 for throughhole and 730027 for SOIC) for the CLC505 are available.