

### **General Description**

The MAX8660/MAX8661 power management ICs (PMICs) power Intel XScale® applications processors in smart cellular phones, PDAs, Internet appliances, and other portable devices.

Four step-down DC-DC outputs, three linear regulators, and an 8th always-on LDO are integrated with powermanagement functions. Two dynamically controlled DC-DC outputs power the processor core and internal memory. Two other DC-DC converters power I/O, memory, and other peripherals. Additional functions include on/off control for outputs, low-battery detection, reset output, and a 2-wire I<sup>2</sup>C<sup>†</sup> serial interface. The MAX8661 functions the same as the MAX8660, except it lacks the REG1 step-down regulator and the REG7 linear regulator.


All step-down DC-to-DC outputs use fast 2MHz PWM switching and tiny external components. They automatically switch from PWM to high-efficiency light-load operation to reduce operating current and extend battery life. In addition, a forced PWM option allows lownoise operation at all loads. Overvoltage lockout protects the device against inputs up to 7.5V.

### **Applications**

PDAs, Palmtops, and Wireless Handhelds

Smart Cell Phones Personal Media Plavers Portable GPS Navigation Digital Cameras

### Pin Configuration



### **Features**

- **Optimized for Intel XScale Processors**
- Protected to 7.5V—Shutdown Above 6.3V
- ♦ Four Synchronous Step-Down Converters REG1, REG2, REG3, REG4
- **♦ Four LDO Regulators** REG5, REG6, REG7, REG8
- **♦ 2MHz Switching Allows Small Components**
- ♦ Low, 20µA Deep-Sleep Current
- **♦ Low-Battery Monitor and Reset Output**


### **Ordering Information**

PART	PIN- PACKAGE	PKG CODE	OPTIONS
MAX8660ETL+	40 Thin QFN 5mm x 5mm	T4055-1	V1: 3.3V, 3.0V, 2.85V V2: 3.3V, 2.5V, 1.8V
MAX8660AETL+*	40 Thin QFN 5mm x 5mm	T4055-1	V1: 2.5V, 2.0V, 1.8V V2: 2.5V, 2.0V, 1.8V
MAX8661ETL+	40 Thin QFN 5mm x 5mm	T4055-1	No REG1 and REG7 V2: 3.3V, 2.5V, 1.8V

**Note:** All devices are specified over the -40°C to 85°C operating temperature range.

- +Denotes lead-free package.
- \*Future product—contact factory for availability.

### Simplified Functional Diagram



Intel XScale is a registered trademark of Intel Corp.

†Purchase of I<sup>2</sup>C components from Maxim Integrated products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Maxim Integrated Products 1

Table of (	Contents
General Description	1
Applications	1
Features	1
Ordering Information	1
Simplified Functional Diagram	1
Pin Configuration	1
Table of Contents	
Absolute Maximum Ratings	4
Electrical Characteristics	4
Typical Operating Characteristics	
Pin Description	
Detailed Description	
Maxim vs. Intel Terminology	
Step-Down DC-DC Converters (REG1–REG4)	
REG1 (VCC_IO) Step-Down DC-DC Converter (MAX8660 Only)	
REG2 (VCC_IO, VCC_MEM) Step-Down DC-DC Converters	
REG3 (VCC_APPS) Step-Down DC-DC Converters	
REG1–REG4 Step-Down DC-DC Converter Operating Modes	
REG1-REG4 Synchronous Rectification	
REG1/REG2 100% Duty-Cycle Operation (Dropout)	
Linear Regulators (REG5–REG8)	28
REGŠ (VCC_MVT, VCC_BG, VCC_OSC13M, VCC_PLL)	
REG8 (VCC_BBATT) Always-On Regulator	28
Ramp Rate Control (RAMP)	
Power Sequencing	
Enable Signals (EN_, PWR_EN, SYS_EN, I <sup>2</sup> C)	29 29
REG3/REĞ4 Enable (EN34, EN3, EN4)	30
Power Modes	
Power-Up and Power-Down Timing	31 31
Voltage Monitors, Reset, and Undervoltage-Lockout Functions	32
Undervoltage and Overvoltage Lockout	
Reset Output (RSO) and MR Input	32
Low-Battery Detector, (LBO, LBF, LBR)	
Internal Off-Discharge Resistors	
Thermal-Overload Protection	
I <sup>2</sup> C Interface	
Data Transfer	
Acknowledge Bit	
Slave Address	37
I <sup>2</sup> C Write Operation	3 <i>1</i>

Table of Contents	(continued)
Design Procedure	
Setting the Output Voltages	38
Inductor Selection	39
Input Capacitor Selection	39
Output Capacitor Selection	
Applications Information	
Power Dissipation	
PC Board Layout and Routing	
Package Marking	
Chip Information	
Package Information	41
Tables	
Table 1. Maxim and Intel Power Domain Terminology	
Table 2. Maxim and Intel Digital Signal Terminology	
Table 3. SET1 Logic	
Table 4. SET2 Logic	
Table 5. Enable Signals	
Table 6. Truth Table for V3/V4 Enable Logic	
Table 7. Power Modes and Corresponding Quiescent Operating Currents	
Table 8. Internal Off-Discharge Resistors	
Table 9. I <sup>2</sup> C Registers	
Table 10. DVM Voltage Change Register (VCC1, 0x20)	
Table 11. Serial Codes for V5 (VCC_AFFS) and V4 (VCC_Shawl) Output Voltages	
Table 13. Serial Codes for V6 and V7 Output Voltages	
Figures	
Figure 1. Example MAX8660 Connection to Intel XScale Processor	
Figure 2. Functional Diagram	
Figure 3. Typical Applications Circuit	
Figure 4. Soft-Start and Voltage-Change Ramp Rates	
Figure 5. V3/V4 Enable Logic	
Figure 6. Power-Up Timing	
Figure 7. Low-Battery Detector Functional Diagram	
Figure 8. START and STOP Conditions	
Figure 9. Acknowledge Bits	37
Figure 10. Slave Address Byte	
Figure 11. Writing to the MAX8660/MAX8661	

### **ABSOLUTE MAXIMUM RATINGS**

IN, IN5, IN6, IN67, EN2, EN34, EN5, SET2, V1, V2, V3, V4, SCL, SDA,	
SRAD to AGND	
LBF, LBR, EN1, RAMP to AGND	0.3V to $(V_{IN} + 0.3V)$
V8 to AGND	0.3V to $(V_{IN8} + 0.3V)$
V5 to AGND	0.3V to $(V_{IN5} + 0.3V)$
V6, V7 to AGND	0.3V to $(V_{IN67} + 0.3V)$
PV1 to PG1	0.3V to +7.5V
PV2 to PG2	0.3V to +7.5V
PV3 to PG3	0.3V to +7.5V
PV4 to PG4	0.3V to +7.5V
PV, PV1, PV2, PV3, PV4, IN8 to IN	0.3V to +0.3V
LX1 Continuous RMS Current (Note	I)2.3A

LX2 Continuous RMS Current (Note 1)	2.0A
LX3 Continuous RMS Current (Note 1)	2.6A
LX4 Continuous RMS Current (Note 1)	1.0A
PG1, PG2, PG3, PG4, EP to AGND	0.6V to +0.6V
GND to AGND	0.3V to +0.3V
All REGx Output Short-Circuit Duration	Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
40-Pin Thin QFN (derate 35.7mW/°C above	+70°C)2857mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: LX\_ has internal clamp diodes to PG\_ and PV\_. Applications that forward bias these diodes must take care not to exceed the IC's package power-dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS
PV1, PV2, PV3, PV4, IN, IN8 Supply Voltage Range	V <sub>IN</sub>	PV1, PV2, PV3, PV connected together	/4, IN, and IN8 must be er externally	2.6		6.0	V
IN Undervoltage-Lockout	Vina	V <sub>IN</sub> rising		2.250	2.400	2.550	V
Threshold	Vuvlo	V <sub>IN</sub> falling		2.200	2.350	2.525	V
IN Overvoltage-Lockout	Vovus	V <sub>IN</sub> rising		6.20	6.35	6.50	V
Threshold	Vovlo	V <sub>IN</sub> falling		6.00	6.15	6.30	V
			Only V8 on (deep-sleep power mode)		20		
Input Current		00/1-005-10	V1, V2, and V8 on; V1 and V2 in normal (skip) operating mode	50			
	l <sub>IN</sub> +		V1, V2, V5, and V8 on (sleep power mode); V1 and V2 in normal (skip) operating mode	90			
	I <sub>PV3</sub> +I <sub>PV4</sub> + I <sub>IN5</sub> + I <sub>IN67</sub> + I <sub>IN8</sub>			V1, V2, V3, V4, V5, and V8 on (run power mode); V1, V2, V3, and V4 in normal (skip) operating mode		140	
			V1, V2, V3, V4, V5, V6, V7, and V8 (all on); V1, V2, V3, and V4 in normal (skip) operating mode		250		
		Undervoltage lock	sout, $V_{IN} = 2.2V$		1.5		
		Overvoltage locko	out, V <sub>IN</sub> = 6.5V		25		

N/IXI/N

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_{A} = -40$ °C to +85°C, unless otherwise noted. Typical values are at  $T_{A} = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
PWM Switching Frequency	fsw			1.9	2.0	2.1	MHz	
REG1—SYNCHRONOUS STEP-D	OWN DC-DC	CONVERTER (MAX	8660, MAX8660A only)	•			•	
		SET1 = IN, V <sub>PV1</sub> = 4	.2V, load = 600mA	3.250	3.300	3.350		
V1 Voltage Accuracy—MAX8860	V1	SET1 not connected load = 600mA	$= V_{PV1} = 3.6V,$	2.955	3.000	3.045	V	
		SET1 = AGND, V <sub>PV1</sub>	= 3.6V, load = 600mA	2.807	2.850	2.893		
V1 Voltage		SET1 = IN, $V_{PV1} = 4$		2.463	2.500	2.538		
Accuracy—MAX8660A	V1		$V_{PV1} = 3.6V, 600mA$	1.970	2.000	2.030	V	
•		SET1 = AGND, 3.6V		1.773	1.800	1.827		
V1 Load Regulation		Load = 0 to 1200mA			-1.5		%/A	
V1 Line Regulation					0.15		%/V	
SET1 Input Leakage Current					0.01		μΑ	
V4.5		Load = 800mA (Note	es 3, 4)		150			
V1 Dropout Voltage		Load = 1200mA (No	tes 3, 4)		200		<del>l</del> mV	
p-Channel On-Resistance					0.12		Ω	
n-Channel On-Resistance					0.15		Ω	
p-Channel Current-Limit Threshold				1.5	1.8	2.2	А	
n-Channel Zero-Crossing Threshold					25		mA	
n-Channel Negative Current Limit		Forced-PWM mode	only		-975		mA	
REG1 Maximum Output Current	lout1	2.6V ≤ V <sub>PV1</sub> ≤ 6V (No	ote 5)	1.2			А	
V1 Bias Current			,		5		μΑ	
LX1 Leakage Current		V <sub>PV1</sub> = 6V, LX1 = PG1 or PV1,	T <sub>A</sub> = +25°C	-2	±0.03	+2		
LAT Leakage Current		$V_{\text{EN1}} = 0V$	T <sub>A</sub> = +85°C		±0.2		μΑ	
Soft-Start Ramp Rate—MAX8660		To V1 = 3.3V (total ra all V1 output voltage	amp time is 450µs for s)	5	7	9	mV/μs	
Soft-Start Ramp Rate— MAX8660A		To V1 = 2.5V (total ramp time is 450μs for all V1 output voltages)		3	5	7	mV/μs	
V5 to V1 Enable Time	tvmHvsH1	Figure 6			350		μs	
Internal Off-Discharge Resistance					650		Ω	
Minimum Duty Cycle		Forced-PWM mode only, min duty cycle in skip mode is 0%			16.7		%	
Maximum Duty Cycle					100		%	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
REG2—SYNCHRONOUS STEP-DO	WN DC-DC	CONVERTER					
		SET2 = IN, $V_{PV2} = 4.3$	2V, load = 600mA	3.250	3.300	3.350	
V2 Voltage Accuracy—MAX8660	V2	SET2 not connected, load = 600mA	$V_{PV2} = 3.6V,$	2.463	2.500	2.538	V
		SET2 = AGND, V <sub>PV2</sub>	= 3.6V, load = 600mA	1.773	1.800	1.827	
	SET2 = IN, V <sub>PV2</sub> = 4.2V, load = 600mA 2.463 2.500		2.538				
V2 Voltage Accuracy—MAX8660A	V2	SET2 not connected, load = 600mA	$V_{PV2} = 3.6V$ ,	1.970	2.000	2.030	V
		SET2 = AGND, V <sub>PV2</sub>	= 3.6V, load = 600mA	1.773	1.800	1.827	
V2 Load Regulation		Load = 0 to 900mA			-1.7		%/A
V2 Line Regulation					0.15		%/V
SET2 Input Leakage Current					0.01		μΑ
V2 Dropout Voltage		Load = 900mA (Note	s 3, 4)		225		mV
p-Channel On-Resistance					0.18		Ω
n-Channel On-Resistance					0.15		Ω
p-Channel Current-Limit Threshold				1.10	1.30	1.50	Α
n-Channel Zero Crossing Threshold					25		mA
n-Channel Negative Current Limit		Forced-PWM mode of	only		-800		mA
REG2 Maximum Output Current	I <sub>OUT2</sub>	2.6V ≤ V <sub>PV2</sub> ≤ 6V (No	te 5)	0.9			Α
V2 Bias Current	İ				5		μΑ
LX2 Leakage Current		$V_{PV2} = 6V$ , LX2 = PG2 or PV2,	T <sub>A</sub> = +25°C	-2	±0.03	+2	μΑ
		$V_{EN2} = 0V$	$T_A = +85^{\circ}C$		0.2		,
Soft-Start Ramp Rate		To V2 = 1.8V (total ra all V2 output voltages		2	4	6	mV/μs
V5 to V2 Enable Time	tvmHvSH2	Figure 6			350		μs
Internal Off-Discharge Resistance					650		Ω
Minimum Duty Cycle		Forced-PWM mode of skip mode is 0%	only; min duty cycle in		16.7		%
Maximum Duty Cycle					100		%
REG3—SYNCHRONOUS STEP-DO	WN DC-DC	CONVERTER					
V3 Output Voltage Accuracy	V3	REG3 default output load = 600mA	voltage, $V_{PV3} = 3.6V$ ,	1.379	1.400	1.421	V
vo Output Voltage Accuracy	VS	REG3 serial programmed from 0.9V to 1.8V, load = 600mA (Note 6)		-1.5		+1.5	%
V3 Load Regulation		Load = 0 to 1600mA			-17		mV/A
V3 Line Regulation		(Note 7)			0.05		%/V
p-Channel On-Resistance					0.12		Ω
n-Channel On-Resistance					0.08		Ω



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_{A} = -40$ °C to +85°C, unless otherwise noted. Typical values are at  $T_{A} = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
p-Channel Current-Limit Threshold				1.85	2.15	2.45	Α
n-Channel Zero-Crossing Threshold					25		mA
n-Channel Negative Current Limit		Forced-PWM mode o	nly		-0.8		Α
REG3 Maximum Output Current	lout3	2.6V ≤ V <sub>PV3</sub> ≤ 6V (No	ote 5)	1.6			Α
V3 Bias Current					0.01		μΑ
LX3 Leakage Current		$V_{PV3} = 6V,$ LX3 = PG3 or PV3,	T <sub>A</sub> = +25°C	-2	+0.03	+2	μΑ
		$V_{EN34} = 0V$	T <sub>A</sub> = +85°C		0.24		
Soft-Start Ramp Rate		$R_{RAMP} = 56k\Omega$ to 1.4	V		8		mV/µs
V3 Dynamic-Change Ramp Rate		$R_{RAMP} = 56k\Omega$			10		mV/µs
EN34 to V3 Enable Time	tPHLVTH3	Powering up to 1.4V, F	igure 6, R <sub>RAMP</sub> = $56$ kΩ		400		μs
Internal Off-Discharge Resistance					550		Ω
Minimum Duty Cycle		Forced-PWM mode only, min duty cycle in skip mode is 0%			16.7		%
Maximum Duty Cycle					100		%
REG4—SYNCHRONOUS STEP-DO	WN DC-DC	CONVERTER					
VA Output Valtaga Assuma	V4	REG4 default output VPV3 = 3.6V, load = 2	default output voltage, 3.6V, load = 200mA		1.400	1.421	V
V4 Output Voltage Accuracy	V4	REG4 serial program load = 200mA (Note of	med from 0.9V to 1.8V, 6)	-1.5		+1.5	%
V4 Load Regulation		Load = 0 to 400mA			-40		mV/A
V4 Line Regulation		(Note 7)			0.1		%/V
p-Channel On-Resistance					0.37		Ω
n-Channel On-Resistance					0.3		Ω
p-Channel Current-Limit Threshold				0.05	0.78	0.90	А
n-Channel Zero-Crossing Threshold					25		mA
n-Channel Negative Current Limit		Forced-PWM mode o	nly		-975		mA
REG4 Maximum Output Current	lout4	2.6V ≤ V <sub>PV3</sub> ≤ 6V (No	te 5)	0.4			А
V4 Bias Current					0.01		μΑ
LX4 Leakage Current		$V_{PV4} = 6V$ , LX4 = PG4 or PV4,	T <sub>A</sub> = +25°C	-2	±0.02	+2	μΑ
271 Zsanago Garroni		$V_{EN34} = 0V$	$T_A = +85^{\circ}C$		0.12		μ, .
Soft-Start Ramp Rate		$R_{RAMP} = 56k\Omega$ to 1.4V			8		mV/µs
V4 Dynamic-Change Ramp Rate		$R_{RAMP} = 56k\Omega$			10		mV/µs
EN34 to V4 Enable Time	tPHLVTH4	Powering up to 1.4V, Figure 6, $R_{RAMP} = 56k\Omega$			400		μs
Internal Off-Discharge Resistance					550		Ω
Minimum Duty Cycle		Forced-PWM mode only, min duty cycle in skip mode is 0%			16.7		%
Maximum Duty Cycle					100		%

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_{A} = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_{A} = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REG5 LDO			I			ı
IN5 Input Voltage Range	V <sub>IN5</sub>		2.35		VIN	V
VE Output Valtage	VE	REG5 default output voltage, $2.35V \le V_{IN5} \le 6V$ , load = 0 to 200mA	1.764	1.800	1.836	V
V5 Output Voltage	V5	REG5 serial programmed from 1.7V to 2.0, $2.35V \le V_{IN5} \le 6V$ , load = 0 to 200mA	-2		+2	%
V5 Output Current Limit	I <sub>OUT5</sub>		225	350	500	mA
V5 Output-Voltage Noise		10Hz to 100kHz, I <sub>OUT5</sub> = 10mA		160		μV <sub>RMS</sub>
V5 Power-Supply Rejection		$V_{IN5} = (V5 + 1V), I_{OUT5} = 10mA, f = 10kHz$		40		dB
V5 Soft-Start Ramp Rate		Powering up to 1.8V (total ramp time is 225µs for all V5 output voltages)	5	7	9	mV/µs
EN5 to V5 Enable Time	tsehvmh	Figure 6		290		μs
V5 Dynamic-Change Ramp Rate		$R_{RAMP} = 56k\Omega$		10		mV/µs
Internal Off-Discharge Resistance				2		kΩ
REG6, REG7 LDOs						
IN67 Input Voltage Range	V <sub>IN67</sub>		2.35		VIN	V
REG6 and REG7 Output Voltage (POR Default to 0V, Set by Serial Input)	V6 V7	Setting from 1.8V to 3.3V in 0.1V steps, load = 0 to 300mA	-3		+3	%
V6, V7 Dropout Voltage		3V mode, load = 300mA (Note 3)		55	100	mV
V6, V7 Output Current Limit	IOUT6 IOUT7	V <sub>IN67</sub> = 3.6V		750		mA
V6, V7 Soft-Start Ramp Rate		Powering up to 3.3V, (total ramp time is 450µs for all V6/V7 output voltages)	5	7	9	mV/μs
Internal Off-Discharge Resistance				350		Ω
REG8 ALWAYS-ON LDO			U.			<u> </u>
VO Output Valtage	\/0	Load = 0 to 15mA	3.168	3.300	3.432	V
V8 Output Voltage	V8	Load = 30mA	2.800	3.2	3.432	V
V8 Dropout Voltage		Load = 15mA (Note 3)		180		mV
V8 Output Current Limit	I <sub>OUT8</sub>	V8 = 2.5V	30	70	135	mA
Internal Off-Discharge Resistance				1.5		kΩ
LOW-BATTERY DETECTOR (LBF	, LBR, LBO)					
Low-Battery Falling Threshold	V <sub>LBFTH</sub>		1.182	1.200	1.218	V
Low-Battery Rising Threshold	V <sub>LBRTH</sub>		1.231	1.250	1.268	V
LBO, RSO Output-High Leakage Current		V <sub>IN</sub> = 6V, T <sub>A</sub> = +25°C			0.2	μΑ
LBO Output Low Level		2.6V ≤ V <sub>IN</sub> ≤ 6V, sinking 3mA			0.2	V
LDO Odipul Low Level		V <sub>IN</sub> = 1V, sinking 100μA			0.4	V
Minimum V <sub>IN</sub> for LBO Assertion		LBO is forced low when the device is in UVLO	1			V

WWW.DataSneet4U.com

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_{A} = -40$ °C to +85°C, unless otherwise noted. Typical values are at  $T_{A} = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LBO Deassert Delay	tvbhbfh	Figure 6	0	3		μs
105 11001 10: 0		T <sub>A</sub> = +25°C	-50	0	+50	
LBF and LBR Input Bias Current		T <sub>A</sub> = +85°C		0.5		nA
RESET (MR, RSO)	•					
RSO Threshold	VRSOTH	Voltage on V8, falling, hysteresis is 5% (typ)	2.1	2.2	2.3	V
RSO Deassert Delay	tvbhrsth	Figure 6	20	24	28	ms
RSO Output-High Leakage Current		V <sub>IN</sub> = 6V, T <sub>A</sub> = +25°C			0.2	μΑ
		2.6V ≤ V <sub>IN</sub> ≤ 6V, sinking 3mA			0.2	
RSO Output Low Level		V <sub>IN</sub> = 1V, sinking 100μA			0.4	V
Minimum V <sub>IN</sub> for RSO Assertion		RSO is forced low when the device is in UVLO	1			V
MR Input High Level		$2.6V \le V_{IN} \le 6V$	1.4			V
MR Input Low Level		$2.6V \le V_{IN} \le 6V$			0.4	V
MR Input Leakage Current		V <sub>IN</sub> = 6V, T <sub>A</sub> = +25°C	-0.2		+0.2	μΑ
MR Minimum Pulse Width	t <sub>MR</sub>			1		μs
THERMAL-OVERLOAD PROTEC	TION					
Thermal-Shutdown Temperature		T <sub>J</sub> rising		+160		°C
Thermal-Shutdown Hysteresis				15		°C
ENABLE INPUTS (EN1, EN2, EN	34, EN5)					
EN_ Input High Level		$2.6V \le V_{IN} \le 6V$	1.4			V
EN_ Input Low Level		$2.6V \le V_{IN} \le 6V$			0.4	V
EN_ Input Leakage Current		V <sub>IN</sub> = 6V, T <sub>A</sub> = +25°C	-0.2		+0.2	μΑ
I <sup>2</sup> C LOGIC (SDA, SCL, SRAD)						
SCL, SDA Input High Voltage			1.4			V
SCL, SDA Input Low Voltage					0.4	V
SCL, SDA Input Hysteresis				0.1		V
SCL, SDA Input Current		$T_A = +25$ °C, $IN = AGND$ , $V_{IN} = 6V$	-10		+10	μΑ
SDA Output Low Voltage		2.6V ≤ V <sub>IN</sub> ≤ 6V, sinking 3mA			0.2	V
SRAD Input High Level		$2.6V \le V_{IN} \le 6V$	1.4			V
SRAD Input Low Level		$2.6V \le V_{IN} \le 6V$			0.4	V
SRAD Input Leakage Current		$V_{IN} = 6V, T_A = +25^{\circ}C$	-0.2		+0.2	μΑ

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{IN5} = V_{IN67} = V_{IN8} = 3.6V$ , Figure 3,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C TIMING	•					•
Clock Frequency	fscl				400	kHz
Hold Time (Repeated) START Condition	thd;sta	Figure 8	0.6			μs
CLK Low Period	tLOW		1.3			μs
CLK High Period	tHIGH		0.6			μs
Set-Up Time for a Repeated START Condition	tsu;sta	Figure 8	0.6			μs
DATA Hold Time	thd;dat	Figure 9	0			μs
DATA Set-Up Time	tsu;dat	Figure 9	100			ns
Set-Up Time for STOP Condition	tsu;sto	Figure 8	0.6			μs
Bus-Free Time Between STOP and START	tBUF		1.3			μs
Maximum Pulse Width of Spikes that Must Be Suppressed by the Input Filter of Both DATA and CLK Signals				50		ns

Note 2: Limits are 100% production tested at  $T_A = +25$ °C. Limits over the operating temperature range are guaranteed through correlation using statistical quality control (SQC) methods.

Note 3: The dropout voltage is defined as VIN - VOUT when VOUT is 100mV below the nominal value of VOUT.

Note 4: Dropout voltage (VDO) is a function of the p-channel switch resistance (RPCH) and the inductor resistance (RI). The given values assume  $R_L = 50m\Omega$  for the REG1 inductor and  $67m\Omega$  for the REG2 inductor:

$$V_{DO} = I_{LOAD} (R_P + R_L)$$

Note 5: The maximum output current (IOUT(MAX)) is:

$$I_{OUT(MAX)} = \frac{I_{LIM} - \frac{V_{OUT}(1-D)}{2 \times f \times L}}{1 + (R_N + R_L) \frac{(1-D)}{2 \times f \times L}}$$

where:

R<sub>N</sub> = n-channel synchronous rectifier RDS (on)

 $R_P = p$ -channel power switch RDS (on)

R<sub>L</sub> = external inductor ESR

IOUT(MAX) = maximum output current provided by the PMIC

IOUT(TARGET) = maximum desired output current

f = operating frequency minimum

L = external inductor value


Note 6: Tested at 1.4V, default output voltage.


Note 7: All output voltages are possible in normal mode. In forced-PWM mode, the minimum output voltage is limited by 0.167 x  $V_{IN}$ . For example, with  $V_{IN} = 5.688V$ , the minimum output is 0.95V.


N/IXI/N


### **Typical Operating Characteristics**


(Circuit of Figure 3,  $V_{IN} = 3.6V$ ,  $T_A = +25$ °C, unless otherwise noted.)















### Typical Operating Characteristics (continued)


(Circuit of Figure 3, V<sub>IN</sub> = 3.6V, T<sub>A</sub> = +25°C, unless otherwise noted.)



























### Typical Operating Characteristics (continued)


(Circuit of Figure 3,  $V_{IN}$  = 3.6V,  $T_A$  = +25°C, unless otherwise noted.)
























### Typical Operating Characteristics (continued)


(Circuit of Figure 3,  $V_{IN}$  = 3.6V,  $T_A$  = +25°C, unless otherwise noted.)


























WWW.DataSheet4U.com


### \_Typical Operating Characteristics (continued)


(Circuit of Figure 3, V<sub>IN</sub> = 3.6V, T<sub>A</sub> = +25°C, unless otherwise noted.)

















# REG4 LOAD TRANSIENT RESPONSE MAX8680 10c39 50mV/div 10mA 200mV/div 20μs/div








### Typical Operating Characteristics (continued)


(Circuit of Figure 3,  $V_{IN}$  = 3.6V,  $T_A$  = +25°C, unless otherwise noted.)


























WWW.DataSheet4U.com


### Typical Operating Characteristics (continued)


(Circuit of Figure 3,  $V_{IN} = 3.6V$ ,  $T_A = +25$ °C, unless otherwise noted.)





















### Typical Operating Characteristics (continued)


(Circuit of Figure 3,  $V_{IN}$  = 3.6V,  $T_A$  = +25°C, unless otherwise noted.)














WWW.DataSheet4U.com

### **Pin Description**

			Pin Description
PIN	NA	ME	FUNCTION
	MAX8660	MAX8661	TONOTION
1	IN5	IN5	REG5 Power Input. Connect IN5 to IN to ensure V5 rises first to meet Intel sequencing requirements. If adherence to Intel specifications is not required, IN5 can be connected to V1, V2, or another supply between 2.35V and V <sub>IN</sub> . See the <i>Linear Regulators (REG5–REG8)</i> section for more information.
2	V5	V5	REG5 Linear-Regulator Output. V5 defaults to 1.8V and is adjustable from 1.7V to 2.0V through the serial interface. The input to the V5 regulator is IN5. Use V5 to power $VCC\_MVT$ , $VCC\_BG$ , $VCC\_OSC13M$ , and $VCC\_PLL$ on Intel XScale processors. V5 is internally pulled to AGND through $2k\Omega$ when REG5 is shut down.
3	PV4	PV4	REG4 Power Input. Connect a 4.7µF ceramic capacitor from PV4 to PG4. All PV pins and IN must be connected together externally.
4	LX4	LX4	REG4 Switching Node. Connect LX4 to the REG4 inductor. LX4 is high impedance when REG4 is shut down.
5	PG4	PG4	REG4 Power Ground. Connect PG1, PG2, PG3, PG4, and AGND together. Refer to the MAX8660 EV kit data sheet for more information.
6	SET2	SET2	REG2 Voltage Select Input. SET2 is a tri-level logic input. Connect SET2 to select the V2 output voltage as detailed in Table 4. The REG2 output voltage selected by SET2 is latched at the end of the REG2 soft-start period. Changes to SET2 after the startup period have no effect.
7	V6	V6	REG6 Linear-Regulator Output. REG6 is activated and programmed through the serial interface to output from 1.8V to 3.3V in 0.1V steps. REG6 is off by default. V6 is internally pulled to AGND through 350Ω when REG6 is shut down. V6 optionally powers <i>VCC_CARD1</i> on Intel XScale processors.
0	IN67	_	REG6 and REG7 Power Input. IN67 is typically connected to IN. IN67 can also be connected to any supply between 2.35V to V <sub>IN</sub> .
8	_	IN6	REG6 Power Input. IN6 is typically connected to IN. IN6 can also be connected to any supply between 2.35V to V <sub>IN</sub> .
9	V7	_	REG7 Linear-Regulator Output. REG7 is activated and programmed through the serial interface to output from 1.8V to 3.3V in 0.1V steps. REG7 is off by default. V7 is internally pulled to AGND through 350Ω when REG7 is shut down. V7 optionally powers <i>VCC_CARD2</i> on Intel XScale processors.
	_	N.C.	No Internal Connection
10	V2	V2	REG2 Voltage Sense Input. Connect V2 directly to the REG2 output voltage. The output voltage of REG2 is selected by SET2. V2 is internally pulled to AGND through $650\Omega$ when REG2 is shut down. V2 powers $VCC\_MEM$ on Intel XScale processors.
11	SCL	SCL	Serial-Clock Input. See the <i>I</i> <sup>2</sup> <i>C Interface</i> section.
12	SDA	SDA	Serial-Data Input. See the I <sup>2</sup> C Interface section.
13	LBO	<u>LBO</u>	Low-Battery Output. $\overline{\text{LBO}}$ is an open-drain output that pulls low when LBF is below its threshold. $\overline{\text{LBO}}$ typically connects to the $nBATT\_FAULT$ input of the Intel XScale processor to indicate that the battery has been removed or discharged.
14	PV2	PV2	REG2 Power Input. Connect a 4.7µF ceramic capacitor from PV2 to PG2. All PV pins and IN must be connected together externally.
15	LX2	LX2	REG2 Switching Node. Connect LX2 to the REG2 inductor. LX2 is high impedance when REG2 is shut down.
16	PG2	PG2	REG2 Power Ground. Connect PG1, PG2, PG3, PG4, and AGND together. Refer to the MAX8660 EV kit data sheet for more information.
17	IN8	IN8	REG8 Input Power Connection. IN8 must be connected to IN.
18	IN	IN	Main Battery Input. This input provides power to the IC. Connect a 0.47µF ceramic capacitor from IN to AGND.

### Pin Description (continued)

	NA	ME	
PIN	MAX8660	MAX8661	FUNCTION
19	AGND	AGND	Analog Ground. Connect PG1, PG2, PG3, PG4, and AGND together. Refer to the MAX8660 EV kit data sheet for more information.
20	V8	V8	REG8 Always-On 3.3V LDO Output. REG8 is the first regulator that powers up in the MAX8660/MAX8661. REG8 is supplied from IN and supplies up to 30mA. V8 is internally pulled to AGND through 1.5k $\Omega$ during IN undervoltage or overvoltage lockout. Connect V8 to $VCC\_BBATT$ on Intel XScale processors.
21	LBF	LBF	Low-Battery Detect Falling Input. The LBF threshold is 1.20V. Connect LBF to LBR for 50mV hysteresis. Use a three-resistor voltage-divider for larger hysteresis. LBF sets the falling voltage at which LBO goes low. See the <i>Low-Battery Detector</i> (LBO, LBF, LBR) section for more information.
22	LBR	LBR	Low-Battery Detect Rising Input. The LBR threshold is 1.25V. Connect LBF to LBR for 50mV hysteresis. Use a three-resistor voltage-divider for larger hysteresis. LBR sets the rising voltage at which LBO goes high. See the <i>Low-Battery Detector</i> (LBO, LBF, LBR) section for more information.
23	MR	MR	Manual Reset Input. A low $\overline{\text{MR}}$ input causes $\overline{\text{RSO}}$ to go low and resets all serial programmed registers to their default values. See the <i>Reset Output (RSO)</i> and $\overline{\text{MR}}$ Input section for more information.
24	RAMP	RAMP	Ramp-Rate Input. Connect a resistor from RAMP to AGND to set the regulator ramp rates. See the <i>Ramp-Rate Control (RAMP)</i> section for more information.
25	EN5	EN5	REG5 Enable Input. Drive EN5 high to turn on REG5. EN5 has hysteresis so an RC can be used to implement manual sequencing with respect to other inputs. EN5 is typically driven by the SYS_EN output of an Intel XScale processor.
26	PG3	PG3	REG3 Power Ground. Connect PG1, PG2, PG3, PG4, and AGND together. Refer to the MAX8660 EV kit data sheet for more information.
27	LX3	LX3	REG3 Switching Node. Connect LX3 to the REG3 inductor. LX3 is high impedance when REG3 is shut down.
28	PV3	PV3	REG3 Power Input. Connect a 4.7μF ceramic capacitor from PV3 to PG3. All PV pins and IN must be connected together externally.
29	RSO	RSO	Open-Drain Reset Output. $\overline{\text{RSO}}$ typically connects to the nRESET input on an Intel XScale processor. An output low from the MAX8660/MAX8661 $\overline{\text{RSO}}$ resets all serial programmed registers to their default values and causes the processor to enter its reset state. See the <i>Reset Output (RSO)</i> and $\overline{\text{MR}}$ Input section for more information.
30	V3	V3	REG3 Voltage Sense Input. Connect V3 directly to the REG3 output voltage. The output voltage defaults to 1.4V and is adjustable from 0.725V to 1.8V through the serial interface. V3 is internally pulled to AGND through $550\Omega$ when REG3 is shut down. V3 connects to $VCC\_APPS$ on Intel XScale processors.
31	EN34	EN34	REG3 and REG4 Active-High Hardware Enable Input. Drive EN34 high to enable both REG3 and REG4. Drive EN34 low to allow the serial interface to enable REG3 and REG4 independently. EN34 has hysteresis so an RC can be used to implement manual sequencing with respect to other inputs. EN34 is typically driven by the <i>PWR_EN</i> output of an Intel XScale processor. See the <i>REG3/REG4 Enable (EN34, EN3, EN4)</i> section for more information.
32	EN2	EN2	REG2 Enable Input. Drive EN2 high to turn on REG2. EN2 has hysteresis so that an RC can be used to implement manual sequencing with respect to other inputs. EN2 is typically driven by the <i>SYS_EN</i> output of an Intel XScale processor.
33	SRAD	SRAD	Serial-Address Input. Connect SRAD to AGND for a 7-bit slave address of 0110 100 (0x68). Connect SRAD to IN to change the address to 0110 101 (0x6A). The eighth slave address bit is always zero since the MAX8660/MAX8661 are write-only. See the <i>Slave Address</i> section for more information.
34	PG1	_	REG1 Power Ground. Connect PG1, PG2, PG3, PG4, and AGND together. Refer to the MAX8660 EV kit data sheet for more information.
	_	GND	Ground. Connect all GND pins to EP.



### **Pin Description (continued)**

PIN	NA	ME	FUNCTION
- 111	MAX8660	MAX8661	TONCTION
35	LX1	_	REG1 Switching Node. Connect LX1 to the REG1 inductor. LX1 is high impedance when REG1 is shutdown.
	_	N.C.	No Internal Connection
36	PV1		REG1 Power Input. Connect a 4.7µF ceramic capacitor from PV1 to PG1. All PV pins and IN must be connected together externally.
	_	PV	Power Input. All PV pins and IN must be connected together externally.
37	EN1	_	REG1 Enable Input. Drive EN1 high to turn on REG1. EN1 has hysteresis so that an RC can be used to implement manual sequencing with respect to other inputs. EN1 is typically driven by the SYS_EN output of an Intel XScale processor.
	_	GND	Ground. Connect all GND pins to EP.
38	V1	_	REG1 Voltage Sense Input. Connect V1 directly to the REG1 output voltage. The output voltage of REG1 is selected by SET1. Connect V1 to $VCC\_IOx$ for Intel XScale processors. V1 is internally pulled to AGND through 650 $\Omega$ when REG1 is shut down.
	_	GND	Ground. Connect all GND pins to EP.
39	SET1	_	REG1 Voltage Select Input. SET1 is a tri-level logic input. Connect SET1 to select the V1 output voltage as detailed in Table 3. The REG1 output voltage selected by SET1 is latched at the end of the REG1 soft-start period. Changes to SET1 after the startup period have no effect.
	_	GND	Ground. Connect all GND pins to EP.
40	V4	V4	REG4 Feedback Sense Input. Connect V4 directly to the REG4 output voltage. The REG4 output voltage defaults to 1.4V and is adjustable from 0.725V to 1.8V with the serial interface. V4 is internally pulled to AGND through $550\Omega$ when REG4 is shut down. V4 powers $VCC\_SRAM$ on Intel XScale processors.
EP	EP	EP	Exposed Pad. Connect the exposed pad to ground. Connecting the exposed pad to ground does not remove the requirement for proper ground connections to PG1, PG2, PG3, PG4, and AGND. The exposed pad is attached with epoxy to the substrate of the die, making it an excellent path to remove heat from the IC.

### Detailed Description

The MAX8660/MAX8661 PMICs are optimized for devices using the next-generation Intel XScale processors, including smart cellular phones, PDAs, Internet appliances, and other portable devices requiring substantial computing and multimedia capability and low power consumption. The MAX8660/MAX8661 comply with Intel XScale processor specifications.

As shown in Figure 2, the MAX8660 integrates eight high-performance, low-operating-current power supplies. REG1–REG4 are step-down DC-DC converters, and REG5–REG8 are linear regulators. Other functions include low-battery detection (LBO), a reset output (RSO), a manual reset input (MR), and a 2-wire I<sup>2</sup>C serial interface. The MAX8661 functions the same as the MAX8660, but does not have the REG1 step-down regulator and the REG7 linear regulator.

The operating input voltage range is from 2.6V to 6.0V, allowing use with a 1-cell Li+ battery, 3-cell NiMH, or a 5V input. Input protection is provided with undervoltage and overvoltage lockouts. Overvoltage lockout protects the device against inputs up to 7.5V.

### Maxim vs. Intel Terminology

The MAX8660/MAX8661 are compatible with Intel's next-generation XScale processor. Figure 1 shows one of many possible connections between the Intel XScale processor and the MAX8660/MAX8661. To facilitate system development with Intel processors, this document uses both Maxim and Intel terminology. Intel terminology appears in parentheses and italics. For example, this document refers to "V8 (VCC\_BBATT)" because the MAX8660 V8 output powers the Intel VCC\_BBATT power domain. Tables 1 and 2 outline Maxim and Intel terminology.




Figure 1. Example MAX8660 Connection to Intel XScale Processor. This is one example only. Other connections are also supported.




Figure 2. Functional Diagram




Figure 3. Typical Applications Circuit

**Table 1. Maxim and Intel Power Domain Terminology** 

INTEL POWER DOMAIN	INTEL POWER DOMAIN ACCEPTABLE VOLTAGE	COMPATIBLE MAXIM POWER DOMAIN	DESCRIPTION
VCC_IO1 VCC_IO3 VCC_IO4 VCC_IO6	1.8V ±10% or 3.0V ±10% or 3.3V ±10%	V1 or V2	Peripheral I/O supply for UARTs, standard I <sup>2</sup> C, power I <sup>2</sup> C, audio interface, SSPs, PWMs, etc. (VCC_IO1, VCC_IO3, VCC_IO4, VCC_IO6)
VCC_LCD VCC_MSL VCC_CI VCC_DF	1.8V ±10% or 3.0V ±10%	V1 or V2	<ul> <li>LCD interface logic (VCC_LCD)</li> <li>Fast serial interface (VCC_MSL)</li> <li>Camera flash interface (VCC_CI)</li> <li>Data flash interface (VCC_DF)</li> </ul>
VCC_MEM	1.8V ±100mV	V2	I/O supply for high-speed memory
VCC_APPS	0.95V to 1.41V ±5%	V3	Main processor core
VCC_SRAM	1.08V to 1.41V ±100mV	V4	Internal SRAM memory
VCC_MVT VCC_BG VCC_OSC13M VCC_PLL	1.8V ±100mV	V5	<ul> <li>Internal logic and I/O blocks (VCC_MVT)</li> <li>Bandgap reference (VCC_BG)</li> <li>13MHz oscillator (VCC_OSC13M)</li> <li>Phase-locked loop (PLL) and oscillator (VCC_PLL)</li> </ul>
VCC_CARD1	1.8V ±10% or 3.0V ±10% or 3.3V ±10%	V6	Removable storage and USIM card supply
VCC_CARD2	1.8V ±10% or 3.0V ±10% or 3.3V ±10%	V7	Removable storage and USIM card supply
VCC_BBATT	3.0V ±1V	V8	Regulated battery voltage
VCC_USB	3.3V ±300mV	V1 or V2 (if programmed to 3.3V)	Universal serial bus (VCC_USB)
VCC_TSI	3.3V ±300mV	V1 or V2 (if programmed to 3.3V)	Touch-screen interface (VCC_TSI)

### Step-Down DC-DC Converters (REG1-REG4)

### REG1 (VCC\_IO) Step-Down DC-DC Converter (MAX8660 Only)

REG1 is a high-efficiency (REG1 + REG8 IQ =  $40\mu$ A) 2MHz current-mode step-down converter that outputs up to 1200mA with efficiency up to 96% (see *the* 

Typical Operating Characteristics). The output voltage (V1) is selected with the SET1 input as shown in Table 3. The REG1 output voltage selection is latched at the end of the REG1 soft-start period. Changes in SET1 after the startup period have no effect.

EN1 is a dedicated enable input for REG1. Drive EN1 high to enable REG1 or drive EN1 low to disable REG1.

### Table 2. Maxim and Intel Digital Signal Terminology

MAXIM	INTEL	DESCRIPTION
EN34	PWR_EN	Active-High Enable Signal for Processor Core Power. The Intel XScale processor drives this <i>PWR_EN</i> signal high to exit sleep mode. The processor's PWR_EN logic is powered by the MAX8660/MAX8661 "always on" V8 ( <i>VCC_BBATT</i> ) regulator during sleep mode.
EN1, EN2, EN5	SYS_EN	Active-High Enable Signal for Peripheral Power Supplies. The Intel XScale processor drives this SYS_EN signal high to enter run mode.
RSO	nRESET	Active-Low Reset. The MAX8660/MAX8661 drive this signal low to reset the processor. When $\overline{\text{RSO}}$ goes low, the MAX8660/MAX8661 I <sup>2</sup> C registers are reset to their default values.
LBO	nBATT_FAULT	Active-Low Battery Fault. The MAX8660/MAX8661 drive this signal low to signal the processor that the battery has been removed or discharged.
SDA	GPIO33 PWR_SDA	I <sup>2</sup> C Serial-Data Input/Output. The MAX8660/MAX8861 SDA generally connects to both the XScale processor's standard I <sup>2</sup> C data line ( <i>GPIO33</i> ) and its dedicated power I <sup>2</sup> C data line. This connection operates as an I <sup>2</sup> C multimaster system with the MAX8660/MAX8661 accepting commands from both the standard I <sup>2</sup> C and the power I <sup>2</sup> C.
SCL	GPIO32 PWR_SCL	l <sup>2</sup> C Serial Clock. The MAX8660/MAX8661 SCL generally connects to both the XScale processor's standard l <sup>2</sup> C clock line ( <i>GPIO32</i> ) and its dedicated power l <sup>2</sup> C clock line. This connection operates as an l <sup>2</sup> C multimaster system with the MAX8660/MAX8661 accepting commands from both the standard l <sup>2</sup> C and the power l <sup>2</sup> C.

### Table 3. SET1 Logic

SET1*	MAX8660: V1 (V)	MAX8660A: V1 (V)
IN	3.3	2.5
UNCONNECTED	3.0	2.0
GROUND	2.85	1.8

<sup>\*</sup>SET1 is latched after REG1 startup.

### Table 4. SET2 Logic

SET2*	MAX8660, MAX8661: V2 (V)	MAX8660A: V2 (V)
IN	3.3	2.5
UNCONNECTED	2.5	2.0
GROUND	1.8	1.8

<sup>\*</sup>SET2 is latched after REG2 startup.

EN1 has hysteresis so that an RC may be used to implement manual sequencing with respect to other inputs. In systems based on Intel XScale processors, EN1, EN2, and EN5 are typically connected to *SYS\_EN* (Table 2).

The REG1 step-down regulator operates in either normal or forced-PWM mode. See the *REG1-REG4 Step-Down DC-DC Converter Operating Modes* section for more information.

REG1 has an on-chip synchronous rectifier. See the *REG1-REG4 Synchronous Rectification* section for more information

The REG1 regulator allows 100% duty-cycle operation. See the *REG1/REG2 100% Duty-Cycle Operation* (*Dropout*) section for more information.

### REG2 (VCC\_IO, VCC\_MEM) Step-Down DC-DC Converters

REG2 is a high-efficiency (REG2 + REG8 IQ =  $40\mu$ A) 2MHz current-mode step-down DC-DC converter that outputs up to 900mA with efficiency up to 96%. The output voltage is selected with the SET2 input as shown in Table 4. The REG2 output voltage selection is latched at the end of the REG2 soft-start period. Changes in SET2 after the startup period have no effect.

EN2 is a dedicated enable input for REG2. Drive EN2 high to enable REG2 or drive EN2 low to disable REG2. EN2 has hysteresis so that an RC may be used to implement manual sequencing with respect to other inputs. In systems based on Intel processors, EN1, EN2, and EN5 are typically connected to *SYS\_EN* (Table 2).

The REG2 step-down regulator operates in either normal or forced-PWM mode. See the *REG1-REG4 Step-Down DC-DC Converter Operating Modes* section for more information.

The REG2 regulator has an on-chip synchronous rectifier. See the *REG1–REG4 Synchronous Rectification* section for more information.

\_ /N/XI/N
www.parasneet4U.com

The REG2 regulator allows 100% duty-cycle operation. See the REG1/REG2 100% Duty-Cycle Operation (Dropout) section for more information.

### REG3 (VCC\_APPS) Step-Down DC-DC Converters

REG3 is a high-efficiency (REG3 + REG8 IQ = 45µA) 2MHz current-mode step-down converter that has an I<sup>2</sup>C-adjustable output voltage from 0.725V to 1.800V in 25mV increments with efficiency up to 92%. The default REG3 output voltage is 1.4V (contact factory for other default voltages). REG3 delivers up to 1.6A. See the 12C Interface section for details on how to adjust the output voltage.

REG3 has an I<sup>2</sup>C enable bit (EN3) and a shared hardware enable pin (EN34). See the REG3/REG4 Enable (EN34, EN3, EN4) section for more information.

The REG3 step-down regulator operates in either normal or forced-PWM mode. See the REG1-REG4 Step-Down DC-DC Converter Operating Modes section for more information.

The REG3 regulator has an on-chip synchronous rectifier. See the REG1-REG4 Synchronous Rectification section for more information.

### REG4 (VCC\_SRAM) Step-Down DC-DC Converters

REG4 is a high-efficiency (REG4 + REG8  $I_Q = 45\mu A$ ) 2MHz current-mode step-down converter that has an I<sup>2</sup>C-adjustable output voltage from 0.725V to 1.800V in 25mV increments with efficiency up to 92%. The default REG4 output voltage is 1.4V (contact factory for other default voltages). REG4 delivers up to 400mA. See the I2C Interface section for details on how to adjust the output voltage.

REG4 has an I2C enable bit (EN4) and a shared hardware enable pin (EN34). See the REG3/REG4 Enable (EN34, EN3, EN4) section for more information.

The REG4 step-down regulator operates in either normal or forced-PWM mode. See the REG1-REG4 Step-Down DC-DC Converter Operating Modes section for more information.

The REG4 regulator has an on-chip synchronous rectifier. See the REG1-REG4 Synchronous Rectification section for more information.

### REG1-REG4 Step-Down **DC-DC Converter Operating Modes**

REG1-REG4 independently operate in one of two modes: normal or forced PWM. At power-up or after a reset, REG1-REG4 default to normal operation. Activate forced-PWM mode by setting bits in the FPWM register (Table 9) with the I<sup>2</sup>C interface. The FPWM bits can be changed at any time.

In forced-PWM mode, a converter operates with a constant 2MHz switching frequency regardless of output load. The MAX8660/MAX8661 regulate the output voltage by modulating the switching duty cycle. Forced-PWM mode is ideal for low-noise systems because output voltage ripple is small (< 10mVpp) and switching harmonics occur at multiples of the constant-switching frequency and are easily filtered. However, light-load power consumption in forced-PWM mode is higher than that of normal mode (Table 7).

Normal operation offers improved efficiency at light loads by switching only as necessary to supply the load. With moderate to heavy loading, the regulator switches at a fixed 2MHz switching frequency as it does in forced-PWM mode. This transition to fixed-frequency switching occurs at the load current specified in the following equation:

$$I_{OUT} \cong \frac{V_{\text{IN}} - V_{\text{OUT}}}{2 \times L} \times \frac{V_{\text{OUT}}}{V_{\text{IN}} \times f_{\text{SW}}}$$

### REG1-REG4 Synchronous Rectification

Internal n-channel synchronous rectifiers eliminate the need for external Schottky diodes and improve efficiency. The synchronous rectifier turns on during the second half of each switching cycle (off-time). During this time, the voltage across the inductor is reversed, and the inductor current ramps down. In PWM mode, the synchronous rectifier turns off at the end of the switching cycle. In normal mode, the synchronous rectifier turns off when the inductor current falls below 25mA or at the end of the switching cycle, whichever occurs first.

### REG1/REG2 100% Duty-Cycle Operation (Dropout)

The REG1 and REG2 step-down DC-DC converters operate with 100% duty cycle when the supply voltage approaches the output voltage. This allows these converters to maintain regulation until the input voltage falls below the desired output voltage plus the dropout voltage specification of the converter. During 100% dutycycle operation, the high-side p-channel MOSFET turns on constantly, connecting the input to the output through the inductor. The dropout voltage (VDO) is calculated as follows:

$$V_{DO} = I_{LOAD} (R_P + R_L)$$

where:

 $R_P$  = p-channel power switch  $R_{DS(on)}$  $R_L$  = external inductor ESR

The REG1 dropout voltage is 200mV with a 1200mA load (with inductor resistance =  $50m\Omega$ ). The REG2 dropout voltage is 225mV with a 900mA load (with inductor resistance =  $67m\Omega$ ).

### **Linear Regulators (REG5-REG8)**

REG5 (VCC\_MVT, VCC\_BG, VCC\_OSC13M, VCC\_PLL)

REG5 is a linear regulator with an I $^2$ C-adjustable output voltage from 1.700V to 2.000V in 25mV increments (REG5 + REG8 IQ = 55 $\mu$ A). The default REG5 voltage is 1.8V. REG5 delivers up to 200mA. See the I $^2$ C Interface section for details on how to adjust the output voltage.

The power input for the REG5 linear regulator is IN5. The IN5 input voltage range extends down to 2.35V. Note that in the Intel XScale specification, *VCC\_MVT* is enabled by *SYS\_EN* (along with V1 and V2), but must not rise after V1 (*VCC\_I/O*) or V2 (*VCC\_MEM*). This requirement dictates that IN5 be connected to IN and not V1 or V2.

EN5 is a dedicated enable input for REG5. Drive EN5 high to enable REG5. Drive EN5 low to disable REG5. EN5 has hysteresis so that an RC may be used to implement manual sequencing with respect to other inputs. In systems with Intel XScale processors, EN1, EN2, and EN5 are typically connected to *SYS\_EN* (Table 2).

### REG6/REG7 (VCC CARD1, VCC CARD2)

The REG6/REG7 linear regulators supply up to 500mÅ each (REG6 or REG 7 + REG8 IQ =  $85\mu$ A). The output voltages, V6 and V7, are programmable through the serial interface from 1.8V to 3.3V in 0.1V steps (Table 13). See the *I*<sup>2</sup>*C Interface* section for details on changing the V6 or V7 voltage. On the MAX8660, the combined power input for the REG6 and REG7 linear regulators is IN67. On the MAX8661, IN6 is the power input for REG6 (REG7 is not available on the MAX8661).

REG6 and REG7 are disabled by default and must be enabled using the I<sup>2</sup>C serial interface. REG6 and REG7 have independent enable bits in the OVER2 register: EN6 and EN7 (Table 9). To enable the regulators, set the corresponding enable bit.

### REG8 (VCC\_BBATT) Always-On Regulator

The output of REG8 (V8) is always active when the input voltage (V<sub>IN</sub>) is above the undervoltage-lockout threshold of 2.55V (max) and below the overvoltage-lockout threshold of 6.0V (min). The REG8 linear regulator is supplied from IN and its output regulates to 3.3V and supplies up to 30mA. The internal REG8 pass element is  $12\Omega$  in dropout, providing a 180mV dropout voltage with a 15mA output current. Connect V8 to  $VCC\_BBATT$  for applications that use Intel XScale processors. The  $\overline{\mbox{RSO}}$  output goes low if V8 is less than 2.2V (falling typ).




Figure 4. Soft-Start and Voltage-Change Ramp Rates

### Ramp-Rate Control (RAMP)

REG1 and REG2 have a fixed soft-start ramp that eliminates input current spikes when they are enabled; 200 $\mu$ s after being enabled, REG1 and REG2 linearly ramp from 0V to the set output voltage in 450 $\mu$ s. When these regulators are disabled, the output voltage decays at a rate determined by the output capacitance, internal 650 $\Omega$  discharge resistance, and the external load.

The REG3 and REG4 output voltage have a variable linear ramp rate that is set by a resistor connected from RAMP to AGND (R<sub>RAMP</sub>). This resistor controls the output-voltage ramp rate during soft-start and a positive voltage change (i.e., 1.0V to 1.4V). The negative voltage change (i.e., 1.4V to 1.0V) is controlled in forced-PWM mode, and when the ARD bit is set in normal mode (Table 9). Figure 4 shows the relationship between RRAMP and the output-voltage ramp rates. A  $56k\Omega$  R<sub>RAMP</sub> satisfies the typical requirements of Intel XScale processors; 200µs after being enabled, REG3 and REG4 linearly ramp from 0V to the set output voltage at the rate set by RRAMP. When REG3 and REG4 are disabled, the output voltage decays at a rate determined by the output capacitance, internal  $550\Omega$  discharge resistance, and the external load.

MIXIM




Figure 5. V3/V4 Enable Logic

Active ramp-down functionality is inherent in forced-PWM operation. In normal-mode operation, active ramp down is enabled by setting ARD3 and ARD4 (Table 9). With "active ramp-down" enabled, the regulator output voltage ramps down at the rate set by RRAMP. With small loads, the regulator must sink current from the output capacitor to actively ramp down the output voltage. In normal mode, with "active ramp-down" disabled, the regulator output voltage ramps down at the rate determined by the output capacitance and the external load; small loads result in an output-voltage decay that is slow-

er than that specified by  $R_{RAMP}$ , large loads (>  $C_{OUT}$  x RAMPRATE) result in an output-voltage decay that is no faster than that specified by  $R_{RAMP}$ .

80µs after being enabled, REG5 linearly ramps from 0V to the set output voltage in 225µs. The ramp rate during a positive voltage change (i.e., 1.8V to 1.9V) is set with RRAMP. During a negative voltage change (i.e., 1.9V to 1.8V), the REG5 output voltage decays at a rate determined by the output capacitance and the external load; however, ramp-down is no faster than the rate specified by RRAMP. When REG5 is disabled, the output voltage decays at a rate determined by the output capacitance, internal  $2k\Omega$  discharge resistance, and the external load.

 $60\mu s$  after being enabled by I<sup>2</sup>C, REG6 and REG7 linearly ramp from 0V to the set output voltage in 450μs. REG6 and REG7 do not have positive voltage-change (i.e., 1.8V to 2.5V) ramp-rate control. During a positive voltage change, the output-voltage dV/dt is as fast as possible. To avoid this fast output dV/dt, disable REG6 or REG7 before changing the output. With this method, the soft-start ramp rate limits the output dV/dt, and therefore, the input current is controlled. During a negative voltage change (i.e., 2.5V to 1.8V), the REG6 or REG7 output voltage decays at a rate determined by the output capacitance and the external load. When REG6 or REG7 is disabled, the output voltage decays at a rate determined by the output capacitance, internal 350 $\Omega$  discharge resistance, and the external load.

### **Power Sequencing**

### Enable Signals (EN , PWR EN, SYS EN, I2C)

As shown in Table 5, the MAX8660/MAX8661 feature numerous enable signals for flexibility in many applications. In a typical application with the Intel XScale processor, many of these enable signals are connected together. EN1, EN2, and EN5 typically connect to Intel's SYS\_EN output. With this connection, REG5 is the first

POWER DOMAIN	MAXIM ENA	BLE SIGNAL	INTEL ENABLE SIGNAL
POWER DOMAIN	HARDWARE	SOFTWARE	INTEL ENABLE SIGNAL
V1 (VCC_IO) (MAX8660/MAX8660A only)	EN1	_	
V2 ( <i>VCC_MEM</i> )	EN2	_	SYS_EN
V5 ( <i>VCC_MVT</i> )	EN5	_	
V3 ( <i>VCC_APPS</i> )	ENO4	EN3 (OVER1)	PWR_EN &
V4 ( <i>VCC_SRAM</i> )	EN34	EN4 (OVER1)	PWR_I <sup>2</sup> C
V6 ( <i>VCC_CARD1</i> )	_	EN6 (OVER2)	Otan day d 120
V7 (VCC_CARD2) (MAX8660/MAX8660A only)	_	EN7 (OVER2)	Standard I <sup>2</sup> C
V8 ( <i>VCC_BBATT</i> )	Alwa	ys on	_

supply to rise (if IN5 is connected to IN). EN34 typically connects to Intel's PWR\_EN output. Alternatively, REG3 and REG4 can be activated by the I<sup>2</sup>C interface (see the *REG3/REG4 Enable (EN34, EN3, EN4)* section for more information). REG6 and REG7 are activated by the serial interface. REG8 has no enable input and always remains on as long the MAX8660/MAX8661 are powered between the UVLO and OVLO range. All regulators are forced off during UVLO and OVLO. See the *Undervoltage and Overvoltage Lockout* section for more information.

**Note:** The logic that controls the Intel XScale processor *SYS\_EN* and *PWR\_EN* signals is powered from the *VCC\_BBATT* power domain.

### REG3/REG4 Enable (EN34, EN3, EN4)

REG3 and REG4 have independent I<sup>2</sup>C enable bits (EN3, EN4) and a shared hardware-enable input (EN34). As shown in Figure 5, the EN34 hardware-enable input is logically ORed with the I<sup>2</sup>C enable bits. Table 6 is the truth table for the V3/V4 enable logic. Note that to achieve a pure I<sup>2</sup>C enable/disable, connect EN34 to ground. Similarly, to achieve a pure hardware enable/disable, leave the I<sup>2</sup>C enable bits at their default

Table 6. Truth Table for V3/V4 Enable Logic

HARDWARE INPUT	12C I	BITS	V3	V4
EN34	EN3	EN4	VS	V4
0	0 (default)	0 (default)	OFF	OFF
0	0	1	OFF	ON
0	1	0	ON	OFF
X	1	1	ON	ON
1	X	Χ	ON	ON

X = Don't care.

value (EN3 = EN4 = 0 = off); V3 and V4 cannot be independently enabled/disabled using only hardware.

**Note:** A low  $\overline{MR}$  drives  $\overline{RSO}$  low and returns the I<sup>2</sup>C registers to their default values: EN3 = 0 and EN4 = 0.

### **Power Modes**

The MAX8660/MAX8661 provide numerous enable signals (Table 5) and support any combination for enabling and disabling their supplies with these signals. Table 7 shows several power modes defined for Intel XScale processors along with their corresponding MAX8660/MAX8661 quiescent operating currents.

**Table 7. Power Modes and Corresponding Quiescent Operating Currents** 

POWER	POWER DOMAIN	DIGITAL CONTROL	OPERATIN	QUIESCENT IG CURRENT URE 3)
MODE	STATE	STATE	NORMAL OPERATING MODE	FORCED-PWM MODE
ALL ON	V1, V2, V3, V4, V5, V6, V7, and V8 are on	EN1/EN2/EN5 (SYS_EN) and EN34 (PWR_EN) are asserted. V6, V7 are enabled by I2C	250μΑ	23mA
RUN, IDLE, and STANDBY	V1, V2, V3, V4, V5, and V8 are on	EN1/EN2/EN5 (SYS_EN) and EN34 (PWR_EN) are asserted	140µA	22.9mA
and STANDBT	V6 and V7 are off	V6 and V7 are disabled by I2C (default)		
	V1, V2, V5, and V8 are on	EN1/EN2/EN5 (SYS_EN) are asserted		
SLEEP	V3, V4, V6, and V7 are off	EN34 ( <i>PWR_EN</i> ) is deasserted; V6 and V7 are disabled by I <sup>2</sup> C (default)	90μΑ	10mA
DEEP SLEEP	All supplies off except V8	EN1/EN2/EN5 (SYS_EN) and EN34 (PWR_EN) are deasserted; V6, V7 are disabled by I <sup>2</sup> C	2	0μΑ

Note: Forced-PWM currents are measured on the MAX8660 EV kit. Currents vary with step-down inductor and output capacitor tolerance.

WWW.DataSneet4U.com

### Power-Up and Power-Down Timing

Figure 6 shows the power-up sequence for the Intel XScale family of processors. In general, the supplies should power up in the following order:

- 1) POWER-UP:  $V8 \rightarrow V5 \rightarrow V1$  and  $V2 \rightarrow V3$  and V4
- REG6 and REG7 typically power external card slots and can be powered up and down based on application requirements.

Note that the Intel XScale processor controls EN1/EN2/EN5 with the same *SYS\_EN* signal, yet Intel's timing diagrams show that V5 is supposed to power up before V1 and V2. Because of the Intel XScale family's timing parameters, most systems connect EN1/EN2/

EN5 together and drive them with SYS\_EN. When powering up, this connection ensures that V5 powers up before V1 and V2 (only when V5 is powered from IN).

Intel XScale Power Configuration Register (PCFR) The MAX8660/MAX8661 comply with the Intel XScale power I<sup>2</sup>C register specifications. This allows the PMIC to be used along with the Intel XScale processor with little-to-no software development. As shown in Table 9, there are many I<sup>2</sup>C registers, but since the Intel XScale processor automatically updates the PMIC through its power I<sup>2</sup>C interface, only the REG6 and REG7 enable bits need be programmed to fully utilize the PMIC.




Figure 6. Power-Up Timing

The Intel XScale processor contains a power management unit general configuration register (PCFR). The default values of this register are compliant with the MAX8660/MAX8661. However, wake-up performance can be optimized using this register:

- The PCFR register contains timers for the SYS\_DEL and PWR\_DEL timing parameters as shown in Figure 6. Each timer defaults to 125ms. When using the MAX8660/MAX8661, these timers may be shortened to 2ms to speed up the overall system wake-up delay.
- Enabling the "shorten wake-up delay" function (SWDD bit) bypasses the SYS\_DEL and PWR\_DEL timers and uses voltage detectors on the Intel XScale processor to optimize the overall system wake-up delay.

### Voltage Monitors, Reset, and Undervoltage-Lockout Functions

### Undervoltage and Overvoltage Lockout

When the V<sub>IN</sub> is below V<sub>UVLO</sub> (typically 2.35V), the MAX8660/MAX8661 enter its undervoltage-lockout mode (UVLO). UVLO forces the device to a dormant state. In UVLO, the input current is very low (1.5 $\mu$ A) and all regulators are off. RSO and LBO are forced low when the input voltage is between 1V (typ) and V<sub>UVLO</sub>. The I<sup>2</sup>C does not function in UVLO, and the I<sup>2</sup>C register contents are reset in UVLO.

When the input voltage is above V<sub>OVLO</sub> (typically 6.35V) the MAX8660/MAX8661 enter overvoltage-lock-out mode (OVLO). OVLO mode protects the MAX8660/MAX8661 from high-voltage stress. In OVLO, the input current is 25µA and all regulators are off. RSO is held low, the I<sup>2</sup>C does not function, and register contents are reset in OVLO. LBO continues to function in OVLO; however, since LBO is typically pulled up to V8 (VCC\_BBATT), LBO appears to go low in OVLO because V8 is disabled. Alternatively, LBO may be pulled up to IN.

### Reset Output (RSO) and MR Input

RSO is an open-drain reset output. As shown in Figure 1, RSO typically connects to the *nRESET* input of the Intel XScale processor and is pulled up to V8 (VCC\_BBATT). A low on *nRESET* causes the processor to enter its reset state.

RSO is forced low when one or more of the following conditions occur:

- $\overline{MR}$  is low.
- V8 is below VRSOTH (2.2V falling typ).
- VIN is below VUVLO (2.35V typ).
- VIN is above VOVLO (6.35V typ).

RSO is high impedance when all of the following conditions are satisfied:

- $\overline{MR}$  is high.
- V8 is above VRSOTH (2.35V rising typ).
- VUVLO < VIN < VOVLO.</li>
- The RSO deassert delay (tvBHRSTH = 24ms typ) has expired.

When RSO goes low, the MAX8660/MAX8661 I<sup>2</sup>C registers are reset to their default values.

If the  $\overline{MR}$  feature is not required, connect  $\overline{MR}$  high. If the  $\overline{RSO}$  feature is not required, connect  $\overline{RSO}$  low.

### Low-Battery Detector (LBO, LBF, LBR)

LBO is an open-drain output that typically connects to the *nBATT\_FAULT* input of the Intel XScale processor to indicate that the battery has been removed or discharged (Figure 1). LBO is typically pulled up to V8 (*VCC\_BBATT*).

LBR and LBF monitor the input voltage (usually a battery) and trigger the  $\overline{LBO}$  output (Figure 7). The truth table in Figure 7 shows that  $\overline{LBO}$  is high impedance when the voltage from LBR to AGND (V<sub>LBR</sub>) exceeds the low-battery rising threshold (V<sub>LBRTH</sub> = 1.25V (typ).  $\overline{LBO}$  is low when the voltage from LBF to AGND (V<sub>LBF</sub>) falls below the low-battery falling threshold (V<sub>LBFTH</sub> = 1.20V typ). On power-up, the LBR threshold must be exceeded before  $\overline{LBO}$  deasserts.




Figure 7. Low-Battery Detector Functional Diagram

WWW.DataSneet4U.com

Connecting LBF to LBR and to a two-resistor voltage-divider sets a 50mV hysteresis referred to LBF (hysteresis at the battery voltage is scaled up by the resistor value), connecting LBF and LBR separately to a three-resistor voltage-divider (Figure 7) allows the falling threshold and rising threshold to be set separately (achieving larger hysteresis). The Figure 7 resistor values are selected as a function of the desired falling (VLBOF) and rising (VLBOR) thresholds as follows:

First, select R3 in the  $100k\Omega$  to  $1M\Omega$  range:

R1 = R3 × 
$$\frac{V_{LBOR}}{V_{LBRTH}}$$
 ×  $\left(1 - \frac{V_{LBFTH}}{V_{LBOF}}\right)$ 

$$R2 = R3 \times \left( \frac{V_{LBFTH} \times V_{LBOR}}{V_{LBRTH} \times V_{LBOF}} - 1 \right)$$

where  $V_{LBOR}$  is the rising voltage at the top of R1 (typically  $V_{IN}$ ) when  $\overline{LBO}$  goes high, and  $V_{LBOF}$  is the falling voltage at the top of R1 when  $\overline{LBO}$  goes low.

For example, to set VLBOR to 3.6V and VLBOF to 3.2V, choose R3 to be 1M $\Omega$ . Then, R1 = 1.8M $\Omega$  and R2 = 80k $\Omega$ .

If the low-battery-detector feature is not required, connect  $\overline{\text{LBO}}$  to ground and connect LBF and LBR to IN.

### **Internal Off-Discharge Resistors**

Each regulator on the MAX8660/MAX8661 has an internal resistor that discharges the output capacitor when the regulator is off (Table 8). The internal discharge resistors pull their respective output to ground when the regulator is off, ensuring that load circuitry always powers down completely. The internal off-discharge resistors are active when a regulator is disabled, when the device is in OVLO, and when the device is in UVLO with VIN greater than 1.0V. With VIN less than 1.0V, the internal off-discharge resistors may not activate.

**Table 8. Internal Off-Discharge Resistor** 

REGULATOR	INTERNAL OFF-DISCHARGE RESISTOR VALUE
REG1	650Ω ±30%
REG2	650Ω ±30%
REG3	550Ω ±30%
REG4	550Ω ±30%
REG5	2kΩ ±30%
REG6	350Ω ±30%
REG7	350Ω ±30%
REG8	1.5kΩ ±30%

### **Thermal-Overload Protection**

Thermal-overload protection limits total power dissipation in the MAX8660/MAX8661. When internal thermal sensors detect a die temperature in excess of +160°C, the corresponding regulator(s) are shut down, allowing the IC to cool. The regulators turn on again after the junction cools by 15°C, resulting in a pulsed output during continuous thermal-overload conditions.

A thermal overload on any of REG1 through REG5 only shuts down the overloaded regulator. An overload on REG6 or REG7 shuts down both regulators together. During thermal overload, REG8 is not turned off, and the I<sup>2</sup>C interface and voltage monitors remain active.

### I<sup>2</sup>C Interface

An I<sup>2</sup>C-compatible, 2-wire serial interface controls a variety of MAX8660/MAX8661 functions:

- The output voltages of V3–V7 are set by the serial interface.
- Each of the four step-down DC-DC converters (REG1/REG4) can be put into forced-PWM operation.
- REG3 and REG4 can be enabled by the serial interface or by a hardware-enable pin (EN34). See the REG3/REG4 Enable (EN34, EN3, EN4) section for more information.
- REG6 and REG7 are activated only by the serial interface.

The serial interface operates whenever  $V_{IN}$  is between  $V_{UVLO}$  (typically 2.40V) and  $V_{OVLO}$  (typically 6.35V). When  $V_{IN}$  is outside the I<sup>2</sup>C operation range, the I<sup>2</sup>C registers are reset to their default values.

The serial interface consists of a bidirectional serial-data line (SDA) and a serial-clock input (SCL). The MAX8660/MAX8661 are slave-only devices, relying upon a master to generate a clock signal. The master (typically the Intel XScale processor) initiates data transfer on the bus and generates SCL to permit data transfer.

 $l^2C$  is an open-drain bus. SDA and SCL require pullup resistors (500 $\!\Omega$  or greater). Optional resistors (24 $\!\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize cross-talk and undershoot on bus signals.

The Intel XScale specification contains an extensive list of registers for various functions, not all of which are provided on the MAX8660/MAX8661. The list in Table 9 is a subset of the Intel list as it relates to functions included in the PMIC. Even though the MAX8660/MAX8661 use a subset of the Intel XScale-specified registers, they acknowledge writes to the entire register space (0x00 to 0xFF).

In Intel XScale applications, the pullups  $% \left( 1\right) =\left( 1\right) +\left( 1\right) +$ 

# MAX8660/MAX8661

# Table 9. I<sup>2</sup>C Registers

REGISTER	REGISTER	Š	NOLLOWIE						DATA BIT			
ADDRESS	NAME	\$			7	9	ß	4	က	7	-	0
0×10	OVER1*	≯	Output-Voltage Enable Register 1. Enables/disables V3 and V4 See the REG3/REC4 Enable (FN34 EN3 EN4) section for		æ	В	Œ	Œ	Ж	EN4 (S_EN)	œ	EN3 (A_EN)
_ <del>_</del>	; ;	:	more information.	Default	0	0	0	0	0	0	0	0
	C C	741	Output-Voltage Enable Register 2. Enables/disables V6 and		В	-	ı	I	I	EN7**	ENG	Ţ
STXO	OVERN	≥	V. See the HEGS/HEG/ (VCC_CAHD1, VCC_CAHD2) section for more information.	Default	0	0	0	0	0	0	0	0
Q.		3	Voltage-Change Control Register. Independently specifies		MVS	MGO	SVS	SGO	В	В	AVS	AGO
OXXO		≥	that the v3, v4, and v5 output voltage must follow either target register 1 or 2. See Table 10.	Default	0	0	0	0	0	0	0	0
Ċ	***************************************	741	VCC_APPS (V3) DVM Target Voltage 1 Register. Sets target 1		ч	В	~		V3 (VCC_A	V3 (VCC_APPS) Target 1—See Table 11	-See Table	11
UXZ3	AD IV	>	voltage for V3.	Default	0	0	0	-	-	0	-	-
0.0	*0/4	W	VCC_APPS (V3) DVM Target Voltage 2 Register. Sets target 2		ш	В	ш		V3 (VCC_A	V3 (VCC_APPS) Target 2—See Table 11	:See Table	11
0X24	N N	>	voltage for V3.	Default	0	0	0	+	-	0	٢	٦
00.0	***************************************	W	VCC_SRAM (V4) DVM Target Voltage 1 Register. Sets target		В	В	В		V4 (VCC_S	V4 (VCC_SRAM) Target 1—See Table 11	I—See Table	11
6ZXO	200	>	1 voltage for V4.	Default	0	0	0	٠	-	0	۲	-
, c	**************************************	741	VCC_SRAM (V4) DVM Target Voltage 2 Register. Sets target		ш	В	ш		V4 (VCC_S	V4 (VCC_SRAM) Target 2—	-See Table 11	11
UXZA	20108	^	2 voltage for V4.	Default	0	0	0	1	1	0	1	+
000	T. C.	W	VCC_MVT (V5) Target Voltage 1 Register. Sets target 1		ш	В	ш		V5 (VCC_I	V5 (VCC_MVT) Target 1—See Table 12	-See Table	2
UX3Z	- ^ - OM	^	voltage for V5.	Default	0	0	0	0	0	1	0	0
CC	CVECIM	/4/	VCC_MVT (V5) DVM Target Voltage 2 Register. Sets target 2		В	В	В		V5 (VCC_I	V5 (VCC_MVT) Target 2—See Table 12	-See Table	2
CCXO	N N	\$	voltage for V5.	Default	0	0	0	0	0	1	0	0
Ċ.	C C	741	LDO1 and LDO2 Voltage-Control Register (V6 and V7 on		۸۷	Voltage—	V7 Voltage—See Table 13	13		V6 Voltage	V6 Voltage—See Table 13	
UX39	LIZVOR	^	waxaoou, specifies the volation of output vollage, volation V7 are enabled/disabled with OVER2.	Default	0	0	0	0	0	0	0	0
Conc	VVVC	*	Forced-PWM Register. The FPWM_bits allow V1, V2, V3, and V4 to independently operate in either skip mode or forced-PWM mode. See the REG1-REG4 Step-Down DC-DC Converter Operating Modes section for more information. The		ARD4	ARD3		I	FPWM4	FPWM3	FPWM2	FPWM1**
Oxao		>	APIO_ Dits attow the output votage to be actively rathroped down during negative votage transitions See the Ramp-Rate Control (FAMP) section for more information. Note that this is a Maxim custom register that is not required by the Intel XScale processor.	Default	0	0	0	0	0	0	0	0
	0,000000	10001	ورندروني ورورا ولمدار ولمدين لوورسووري لوويوروني ورواه	96:11								

High-Efficiency, Low-IQ, PMICs with Dynamic Voltage Management for Mobile Applications

R means these data locations are designated reserved in the Intel specification.

Note: The MAX8660/MAX8661 acknowledge attempts to write to the entire address space from 0x00 to 0xFF, even though only a subset of those addresses actually exist in the IC.

34

<sup>\*</sup> These registers are accessed by the power I<sup>2</sup>C bus of the Intel XScale processor.

<sup>\*\*</sup> Maintain these bits at their default 0 value for the MAX8661

Table 10. DVM Voltage-Change Register (VCC1, 0x20)

REGISTER ADDRESS	REGISTER NAME	ВІТ	NAME	FUNCTION
		7	MVS	V5 (VCC_MVT) voltage select: 0—Ramp V5 to voltage selected by MDTV1 (default) 1—Ramp V5 to voltage selected by MDTV2
		6	MGO	Start V5 ( <i>VCC_MVT</i> ) voltage change: 0—Hold V5 at current level (default) 1—Ramp V5 as selected by MVS
		5	SVS	V4 (VCC_SRAM) voltage select: 0—Ramp V4 to voltage selected by SDTV1 (default) 1—Ramp V4 to voltage selected by SDTV2
0x20	VCC1	4	SGO	Start V4 ( <i>VCC_SRAM</i> ) voltage change: 0—Hold V4 at current level (default) 1—Ramp V4 as selected by SVS
		3	R	Reserved
		2	R	Reserved
		1	AVS	V3 (VCC_APPS) voltage select:  0—Ramp V3 to voltage selected by ADTV1 (default)  1—Ramp V3 to voltage selected by ADTV2
		0	AGO	Start V3 ( <i>VCC_APPS</i> ) voltage change: 0—Hold V3 at current level (default) 1—Ramp V3 as selected by AVS

### Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section for more information).

Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is 9 bits long; 8 bits of data followed by the acknowledge bit. The MAX8660/MAX8661 suport data transfer rates with SCL frequencies up to 400kHz.

### START and STOP Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high (Figure 7).

A START condition from the master signals the beginning of a transmission to the MAX8660/MAX8661. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the




Figure 8. START and STOP Conditions

Acknowledge Bit section for more information). The STOP condition frees the bus. To issue a series of commands to the slave, the master may issue repeated start (Sr) commands instead of a stop command in order to maintain control of the bus. In general, a repeated start command is functionally equivalent to a regular start command.

When a STOP condition or incorrect address is detected, the MAX8660/MAX8661 internally disconnect SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

Table 11. Serial Codes for V3 (*VCC\_APPS*) and V4 (*VCC\_SRAM*) Output Voltages

REGISTER ADDRESS	REGISTER NAME	DATA BYTE	OUTPUT VOLTAGE (V)
		0x00	0.725
		0x01	0.750
		0x02	0.775
		0x03	0.800
		0x04	0.825
		0x05	0.850
		0x06	0.875
		0x07	0.900
		0x08	0.925
		0x09	0.950
		0x0A	0.975
		0x0B	1.000
		0x0C	1.025
		0x0D	1.050
		0x0E	1.075
		0x0F	1.100
		0x10	1.125
		0x11	1.150
		0x12	1.175
		0x13	1.200
0x23	ADTV1	0x14	1.225
0x24	ADTV2	0x15	1.250
0x29	SDTV1	0x16	1.275
0x2A	SDTV2	0x17	1.300
		0x18	1.325
		0x19	1.350
		0x1A	1.375
		0x1B	1.400 (default)*
		0x1C	1.425
		0x1D	1.450
		0x1E	1.475
		0x1F	1.500
		0x20	1.525
		0x21	1.550
		0x22	1.575
		0x23	1.600
		0x24	1.625
		0x25	1.650
		0x26	1.675
		0x27	1.700
		0x28	1.725
		0x29	1.750
		0x2A	1.775
		0x2B	1.800

Table 12. Serial Codes for V5 Output Voltage

REGISTER ADDRESS	REGISTER NAME	DATA BYTE	OUTPUT VOLTAGE (V)				
		0x00	1.700				
		0x01	1.725				
		0x02	1.750				
		0x03	1.775				
		0x04	1.800 (default)				
0x32	MDTV1	0x05	1.825				
0x33	MDTV2	0x06	1.850				
		0x07	1.875				
		0x08	1.900				
		0x09	1.925				
		0x0A	1.950				
		0x0B	1.975				
		0x0C	2.000				

Table 13. Serial Codes for V6 and V7 Output Voltages

REGISTER ADDRESS	REGISTER NAME	DATA NIBBLE	OUTPUT VOLTAGE (V)
		0x0	1.8 (default)
		0x1	1.9
		0x2	2.0
		0x3	2.1
		0x4	2.2
		0x5	2.3
		0x6	2.4
0x39	L12VCR	0x7	2.5
		0x8	2.6
		0x9	2.7
		0xA	2.8
		0xB	2.9
		0xC	3.0
		0xD	3.1
		0xE	3.2
		0xF	3.3

<sup>\*</sup>Contact factory for other default voltages.




Figure 9. Acknowledge Bits




Figure 10. Slave Address Byte

### Acknowledge Bit

Both the master and the MAX8660/MAX8661 (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each 9-bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 9). To generate a not acknowledge (A), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

### Slave Address

A bus master initiates communication with a slave device (MAX8660/MAX8661) by issuing a START condition followed by the slave address. As shown in Figure 10, the slave address byte consists of 7 address bits and a read/write bit (R/W). After receiving the proper address, the MAX8660/MAX8661 issue an acknowledge by pulling SDA low during the ninth clock cycle. Note

that the  $\mbox{R/$\overline{W}}$  bit is always zero since the MAX8660/ MAX8661 are write only.

The Intel XScale processor supports 0x68 (SRAD = GND) as the I<sup>2</sup>C slave address.

### I<sup>2</sup>C Write Operation

The MAX8660MAX8661 are write-only devices and recognize the "write byte" protocol as defined in the SMBus specification and shown in section A of Figure 11. The "write byte" protocol allows the I<sup>2</sup>C master device to send 1 byte of data to the slave device. The "write byte" protocol requires a register pointer address for the subsequent write. The MAX8660/MAX8661 acknowledge any register pointer even though only a subset of those registers actually exists in the device. The "write byte" protocol is as follows:

- 1) The master sends a start command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave updates with the new data.

- 8) The slave acknowledges the data byte.
- 9) The master sends a STOP condition.

In addition to the write-byte protocol, the MAX8660/ MAX8661 recognize the multiple byte register-data pair protocol as shown in section B of Figure 11. This protocol allows the I<sup>2</sup>C master device to address the slave only once and then send data to multiple registers in a random order. Registers may be written continuously until the master issues a STOP condition.

The multiple-byte register-data pair protocol is as follows:

- 1) The master sends a start command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave updates with the new data.

- 8) The slave acknowledges the data byte.
- 9) Steps 5 to 7 are repeated as many times as the master requires. Registers may be accessed in random order.
- 10) The master sends a STOP condition.

### **Design Procedure**

### **Setting the Output Voltages**

The REG1 and REG2 regulators each have three preset voltages that are programmed with the SET1 and SET2 inputs. See the REG1 (VCC\_IO) Step-Down DC-DC Converter and REG2 (VCC\_IO, VCC\_MEM) Step-Down DC-DC Converters sections for more information. V8 is fixed at 3.3V and cannot be changed.

V3-V7 are set by the I2C interface. See the I2C Interface section for more information. Note that while operating in forced-PWM mode with an input voltage greater than 4.3V, the minimum output voltage of REG3 and REG4 is limited by the minimum duty cycle. In forced-PWM mode, the minimum output voltage for REG3 or REG4 is:




Figure 11. Writing to the MAX8660/MAX8661

$$V3_{MIN} = 0.167 \times V_{PV3}$$
  
 $V4_{MIN} = 0.167 \times V_{PV4}$ 

Note that the above minimum voltage limitation does not apply to normal-mode operation.

### **Inductor Selection**

Calculate the inductor value (L<sub>IDEAL</sub>) for each of REG1 through REG4 as follows:

$$L_{IDEAL} = \frac{4 \times V_{IN} \times D \times (1 - D)}{I_{OUT(MAX)} \times I_{OSC}}$$

This sets the peak-to-peak inductor current ripple to 1/4 the maximum output current. The oscillator frequency, fosc, is 2MHz, and the duty cycle, D, is:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Given LIDEAL, the peak-to-peak inductor ripple current is 0.25 x IOUT(MAX). The peak inductor current is 1.125 x IOUT(MAX). Make sure that the saturation current of the inductor exceeds the peak inductor current, and the rated maximum DC inductor current exceeds the maximum output current (IOUT(MAX)). Inductance values smaller than LIDEAL can be used to reduce inductor size; however, if much smaller values are used, peak inductor current rises and a larger output capacitance may be required to suppress output ripple. Larger inductance values than LIDEAL can be used to obtain higher output current, but typically require physically larger inductor size. Refer to the MAX8660 EV kit data sheet for specific inductor recommendations.

### **Input Capacitor Selection**

The input capacitor in a step-down DC-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so that high-frequency switching currents do not pass through the input source.

The input capacitor must meet the input-ripple-current requirement imposed by the step-down converter. Ceramic capacitors are preferred due to their resilience to power-up surge currents. Choose the input capacitor so that the temperature rise due to input ripple current does not exceed approximately  $10^{\circ}$ C. For a step-down DC-DC converter, the maximum input ripple current is 1/2 of the output. This maximum input ripple current occurs when the step-down converter operates at 50% duty factor ( $V_{IN} = 2 \times V_{OUT}$ ).

Refer to the MAX8660 EV kit data sheet for specific input capacitor recommendations.

### **Output Capacitor Selection**

The step-down DC-DC converter output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and lowest high-frequency impedance.

Output ripple due to capacitance (neglecting ESR) is approximately:

$$V_{RIPPLE} = \frac{I_{L(PEAK)}}{2\pi \times f_{OSC} \times C_{OUT}}$$

Additional ripple due to capacitor ESR is:

 $V_{RIPPLE(ESR)} = I_{L(PEAK)} \times ESR$ 

Refer to the MAX8660 EV kit data sheet for specific output capacitor recommendations.

### \_ Applications Information

### **Power Dissipation**

The MAX8660/MAX8661 have a thermal-shutdown feature that protects the IC from damage when the die temperature exceeds +160°C (see the *Thermal-Overload Protection* section for more information). To prevent thermal overload and allow the maximum load current on each regulator, it is important to ensure that the heat generated by the MAX8660/MAX8661 can be dissipated into the PC board. The exposed pad must be soldered to the PC board, with multiple vias under the exposed pad (EP) conducting heat to a ground plane.

The junction-to-case thermal resistance ( $\theta_{JC}$ ) of the MAX8660/MAX8661 is 2.7°C/W. When properly mounted on a multilayer PC board, the junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is typically 28°C/W.

### PC Board Layout and Routing

Good printed circuit board (PC board) layout is necessary to achieve optimal performance. Conductors carrying discontinuous currents and any high-current path must be made as short and wide as possible.


Refer to the MAX8660 EV kit data sheet for an example of a good PC board layout. Place the bypass capacitors for each power input pair (IN to AGND, PV1 to PG1, PV2 to PG2, PV3, to PG3, and PV4 to PG4) as close as possible to the IC.

The exposed pad (EP) is the main path for heat to exit the IC. Connect EP to the ground plane with multiple vias to allow heat to dissipate from the device.

Package Marking

\_Chip Information

PROCESS: BICMOS




<sup>&</sup>quot;yww" is a date code.

<sup>&</sup>quot;aaaa" is an assembly code.

<sup>+</sup> Denotes lead-free packaging and marks pin 1 location.

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



		COMMON DI	MENSIONS						7		EX	POSE	) PAD	VARI	ATION	18	]	
PKG.	16L 5x5	20L 5x	5 28L	5x5	32L 5	5x5	-	10L 5x5	1	PKG.		D2			E2		ł	
SYMBOL	MIN, NOM, MA	K. MIN. NOM.	MAX. MIN. NO	и. MAX	MIN. NON	I. MAX.	MIN.	NOM, MA	ζ.	CODES	MIN,	NOM,	MAX.	MIN.	NOM	MAX.	İ	
Α	0.70 0.75 0.8	0 0.70 0.75	0.80 0.70 0.7	5 0.80	0.70 0.75	0.80	0.70	0.75 0.8	0	T1655-2	3.00	3.10	3.20	3.00	3,10	3,20	1	
A1	0 0.02 0.0	5 0 0.02	0.05 0 0.0	2 0.05	0 0.02	0.05	0	0.02 0.0	5	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	1	
A2	0.20 REF.	0.20 RE			0.20 R			20 REF.	_	T1655N-1	3.00	3,10	3,20	3.00	3,10	3.20	1	
b	0.25 0.30 0.3									T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	1	
D	4.90 5.00 5.1									T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	1	
E e	4.90 5.00 5.1 0.80 BSC	0 4.90 5.00 0.65 BS			4.90 5.00 0.50 E	_	-	5.00 5.1 .40 BSC.	4	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	1	
k	0.80 BSC	0.25	0.25	1 .	0.50 E		0.25		1	T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	1	
L			0.65 0.45 0.5	_					1	T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	1	
N	16	20	28		32	., 0.00		40	Ή	T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	1	
ND	4	5	7		8		$\vdash$	10	1	T2855-6	3,15	3.25	3.35	3.15	3.25	3.35	]	
NE	4	5	7		8			10		T2855-7	2.60	2.70	2.80	2.60	2.70	2.80		
JEDEC	WHHB	WHHC	WHI	ID-1	WHH	D-2				T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	1	
										T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	1	
																	1	
										T3255-3	3.00	3,10		3,00		3,20		
IOTES:										T3255-3 T3255-4	3.00	3.10	3.20	3.00	3.10	3.20		
	IENSIONING &	OLERANCING	CONFORM 1	O ASM	IE Y14.5M-	1994.				T3255-3 T3255-4 T3255-5	3.00	3.10 3.10	3.20 3.20	3.00	3.10 3.10	3.20 3.20 3.20		
1. DIM	ENSIONING & "									T3255-3 T3255-4 T3255-5 T3255N-1	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20 3.20		
1. DIM 2. ALL		ARE IN MILLIM	ETERS, ANGI							T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.60		
<ol> <li>DIM</li> <li>ALL</li> <li>N IS</li> <li>THE</li> </ol>	DIMENSIONS A THE TOTAL N TERMINAL #1	ARE IN MILLIN JMBER OF TE IDENTIFIER A	IETERS, ANGI RMINALS, ND TERMINAI	ES AR	E IN DEGR BERING CO	EES.				T3255-3 T3255-4 T3255-5 T3255N-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS A THE	DIMENSIONS A THE TOTAL N TERMINAL #1 NFORM TO JES	ARE IN MILLIN JMBER OF TE IDENTIFIER A D 95-1 SPP-0	IETERS, ANGI RMINALS. ND TERMINAI 12. DETAILS (	ES AR	E IN DEGR BERING CO MINAL #1 I	EES. ONVEN DENTI	FIER.	ARE	#1	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS CON OP1	DIMENSIONS A THE TOTAL N TERMINAL #1	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0 JST BE LOCA	IETERS, ANGI RMINALS. ND TERMINAI 12. DETAILS ( TED WITHIN T	ES AR NUME OF TER HE ZO	E IN DEGR BERING CO MINAL #1 I NE INDICA	EES. ONVEN DENTI	FIER.	ARE	#1	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS A THE COPT OPT IDE A DIM	DIMENSIONS A THE TOTAL N TERMINAL #1 NFORM TO JES TIONAL, BUT M	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0 JST BE LOCA E EITHER A M LIES TO META	IETERS, ANGI RMINALS. ND TERMINAI 12. DETAILS ( TED WITHIN T IOLD OR MAR ILLIZED TERM	. NUME OF TER HE ZO KED FE	E IN DEGR BERING CO MINAL #1 I NE INDICA EATURE.	EES. DIVEN DENTI TED. T	FIER HE TI	ARE ERMINAL	<b>#1</b>	T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS COPTION OPTION 0.25	DIMENSIONS OF THE TOTAL NETTER TOTAL NETTER TOTAL HISTORY TO JESTIONAL, BUT MENTIFIER MAY BENSION & APP	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0: JST BE LOCA E EITHER A M LIES TO META mm FROM TE	IETERS, ANGI RMINALS. ND TERMINAI IZ. DETAILS ( TED WITHIN T IOLD OR MAR KLLIZED TERM RMINAL TIP.	. NUME OF TER HE ZO KED FE	E IN DEGR BERING CO MINAL #1 I NE INDICA EATURE. IND IS MEA	DNVEN DENTI TED. T	FIER HE TI D BE	ARE ERMINAL TWEEN		T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS COPTOPT IDE DIM 0.25 ND	DIMENSIONS .  THE TOTAL N THE TOTAL N THE TOTAL M THE TOTAL M TO JES TIONAL, BUT M NTIFIER MAY E THE TOTAL M TO JES THE TOTAL M THE TOTAL	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0: JST BE LOCA E EITHER A LIES TO META mm FROM TE t TO THE NUM	ETERS, ANGI RMINALS. ND TERMINAI 12. DETAILS ( TED WITHIN T IOLD OR MAR ILLIZED TERM RMINAL TIP. IBER OF TERI	ES AR  NUME F TER HE ZO KED FE IINAL A	E IN DEGR BERING CO MINAL #1 I NE INDICA EATURE. LIND IS MEA S ON EACH	DNVEN DENTI TED. T	FIER HE TI D BE	ARE ERMINAL TWEEN		T3255-3 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS COPTOPT IDE 5. DIM 0.25 6. ND 7. DEF	DIMENSIONS A THE TOTAL N TETERMINAL #1 NFORM TO JES TIONAL, BUT M NTIFIER MAY E MENSION & APP 5 mm AND 0.30	RE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0* JST BE LOCA E EITHER A M LIES TO META THE ROM TE R TO THE NUM POSSIBLE IN	ETERS, ANGI RMINALS.  ND TERMINAI 2. DETAILS ( TED WITHIN T OLD OR MAR ALLIZED TERM RMINAL TIP.  IBER OF TERI A SYMMETR	ES AR  NUME OF TER HE ZO KED FE IINAL A  IINALS CAL FA	E IN DEGR BERING CO MINAL #11 INE INDICA EATURE. UND IS MEA ON EACH ASHION.	DANE	FIER HE TI D BE	ARE ERMINAL TWEEN DE RESP	ECTIVE	T3255-3 T3255-4 T3255-4 T3255-N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS COP OPP IDE  3. DIM 0.25  ND 7. DEF 3. COP 9. DRA	DIMENSIONS ( THE TOTAL N TERMINAL #1 NFORM TO JES TIONAL, BUT NTIFIER MAY E MENSION 15 APP 5 mm AND 0.30 AND NE REFER	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0- JST BE LOCA E EITHER A LES TO META THE TO THE NUM POSSIBLE IN PLIES TO THE RMS TO JEDE	IETERS, ANGI RMINALS, IND TERMINAI 12. DETAILS ( TOLD OR MAR ILLIZED TERM RMINAL TIP. IBER OF TERI I A SYMMETR EXPOSED HE	. NUME OF TER HE ZO KED FE IINAL A JINALS CAL FA	E IN DEGR BERING CO MINAL #1 I NE INDICA' EATURE. UND IS MEA ON EACH ASHION. IK SLUG A	DANE D ANE	FIER HE TI D BET D E SI	ARE ERMINAL TWEEN DE RESP	ECTIVE	T3255-3 T3255-4 T3255-4 T3255-N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60		
1. DIM 2. ALL 3. N IS 4. THE COP OPP IDE 5. DIM 0.25 6. ND 7. DEF 6. COP 9. DRA T28	DIMENSIONS A THE TOTAL N E TERMINAL #1 NFORM TO JES TIONAL, BUT M NTIFIER MAY E TENSION 5 APP 5 mm AND 0.30 AND NE REFER POPULATION IS PLANARITY AP	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0: JST BE LOCK E EITHER A M LIES TO META THE NUM POSSIBLE IN PULIES TO THE RMS TO JEDE 5-6.	IETERS, ANGI RMINALS.  ND TERMINAI 12. DETAILS ( TEO WITHIN I IOLD OR MAR ALLIZED TERN RMINAL TIP. IBER OF TERI EXPOSED HE C MO220, EXC	. NUME OF TER HE ZO KED FE IINAL A JINALS CAL FA	E IN DEGR BERING CO MINAL #1 I NE INDICA' EATURE. UND IS MEA ON EACH ASHION. IK SLUG A	DANE D ANE	FIER HE TI D BET D E SI	ARE ERMINAL TWEEN DE RESP	ECTIVE	T3255-3 T3255-4 T3255-4 T3255-N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.60 3.60 3.60	3.00 3.00 3.00 3.40 3.40 DIMEN	3.10 3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60 TABLE		
1. DIM 2. ALL 3. N IS 4. THE COP OPP IDE 6. DIM 0.25 6. ND 7. DEF 6. COP 9. DRA T28 6. WAR	DIMENSIONS A THE TOTAL N E TERMINAL #1 NFORM TO JES TIONAL, BUT M NTIFIER MAY E TENSION D APP 5 mm AND 0.30 AND NE REFEE POPULATION IS PLANARITY AP AWING CONFO 155-3 AND T285	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0: D 95-1 SPP-0: D 95-1 SPP-0: D 95-1 SPP-0: E EITHER A M LIES TO META TIME FROM TE TO THE NUM POSSIBLE IN POSSIBLE IN PRIES TO THE RMS TO JEDE 5-6. NOT EXCEED	IETERS, ANGI RMINALS.  ND TERMINAI 12. DETAILS ( TEO WITHIN I IOLD OR MAR ALLIZED TERM RMINAL TIP. IBER OF TERI I A SYMMETR EXPOSED HE C MO220, EXI 0.10 mm.	. NUME PF TER HE ZO KED FE IINAL A MINALS CAL FA EAT SIN	E IN DEGR BERING CC MINAL #1 I NE INDICA: EATURE. IND IS MEA S ON EACH ASHION. IK SLUG A: XPOSED P	DANE D ANE	FIER HE TI D BET D E SI	ARE ERMINAL TWEEN DE RESP	ECTIVE	T3255-3 T3255-4 T3255-4 T3255-N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.60 3.60 3.60	3.00 3.00 3.00 3.40 3.40 DIMEN	3.10 3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60 TABLE	ıx.	1/
1. DIM 2. ALL 3. N IS 4. THE COP OPT IDE 6. ND 7. DEF 6. COP 9. DRA T28 WAR 11. MAF	DIMENSIONS A THE TOTAL N TERMINAL #1 NFORM TO JE TIONAL, BUT M NTIFIER MAY E IBNSION B APP 5 mm AND 0.30 AND NE REFER POPULATION IS PLANARITY AP AWING CONFO 1555-3 AND T285 RPAGE SHALL	ARE IN MILLIM JMBER OF TE IDENTIFIER A D 95-1 SPP-0- JST BE LOCA E EITHER A M LIES TO META THE NUM POSSIBLE IN PLIES TO THE RMS TO JEDE 5-6. NOT EXCEED VACKAGE ORI	ETERS, ANGI RMINALS.  ND TERMINAL 12. DETAILS ( 17ED WITHIN T OLD OR MAR ALLIZED TERM RMINAL TIP.  BER OF TERI 1 A SYMMETR EXPOSED HE C MO220, EXC 0.10 mm. ENTATION RE	ES AR  NUME OF TER HE ZO KED FE IINAL A  IINALS CAL FA EAT SIN	E IN DEGR BERING CC MINAL #1 I ME INDICA EATURE. ND IS MEA G ON EACH ASHION. IK SLUG A: XPOSED P	DANE D ANE	FIER HE TI D BET D E SI	ARE ERMINAL TWEEN DE RESP	ECTIVE	T3255-3 T3255-4 T3255-4 T3255-N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40 DIMEN	3,10 3,10 3,10 3,50 3,50 3,50 3,50 3,50	3.20 3.20 3.20 3.20 3.60 3.60 TABLE		1/

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.