

16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, FAST PAGE MODE

Description

The μ PD42S17800, 4217800 are 2,097,152 words by 8 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

They differ in refresh cycle and the μ PD42S17800 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

They are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- 2,097,152 words by 8 bits organization
- Single +5.0 V $\pm$ 10 % power supply
- Fast page mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
		60 ns	110 ns	40 ns
μ PD42S17800-60, 4217800-60	605 mW			
		70 ns	130 ns	45 ns
μ PD42S17800-70, 4217800-70	550 mW			
		80 ns	150 ns	50 ns
μ PD42S17800-80, 4217800-80	495 mW			

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.4 mW (CMOS level input)
μ PD42S17800	2,048 cycles/128 ms		
		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)
μ PD4217800	2,048 cycles/32 ms		


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
		28-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
	60 ns		
$\mu\text{PD42S17800G5-60}$			
	70 ns		
$\mu\text{PD42S17800G5-70}$			
	80 ns	28-pin Plastic SOJ (400 mil)	
$\mu\text{PD42S17800G5-80}$			
	60 ns		
$\mu\text{PD42S17800LE-60}$			
	70 ns		
$\mu\text{PD42S17800LE-70}$			
	80 ns		
$\mu\text{PD42S17800LE-80}$		28-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
	60 ns		
$\mu\text{PD4217800G5-60}$			
	70 ns		
$\mu\text{PD4217800G5-70}$			
	80 ns	28-pin Plastic SOJ (400 mil)	
$\mu\text{PD4217800G5-80}$			
	60 ns		
$\mu\text{PD4217800LE-60}$			
	70 ns		
$\mu\text{PD4217800LE-70}$			
	80 ns		
$\mu\text{PD4217800LE-80}$			

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row address strobe
- CAS : Column address strobe
- WE : Write enable
- OE : Output enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Notes 1.

Part number	Row address	Column address
μPD42S17800, 4217800	A0 – A10	A0 – A9

2. μPD42S17800, 4217800...2,048×1,024×8

Input/Output Pin Functions

The μ PD 42S17800, 4217800 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A _x ^{Note} (Address inputs)	Input	Address bus. Input total 21-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

Note

Part number	Address inputs	Upper bits	Lower bits
μ PD42S17800, 4217800	A0 – A10	11 bits	10 bits

■ 6427525 0060445 529 ■

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μ s and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}\text{C}$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Operating ambient temperature	T_A		0		70	$^{\circ}\text{C}$

Capacitance ($T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

[μPD42S17800, 4217800]

Parameter		Symbol	Test Condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	RAS, CAS Cycling			mA	1, 2, 3
			t _{RC} = t _{RC} (MIN.)				
			t _{TRAC} = 60 ns		110		
			t _{TRAC} = 70 ns		100		
			t _{TRAC} = 80 ns		90		
Standby current	μPD42S17800	I _{CC2}	RAS, CAS ≥ V _{IH} (MIN.), I _O = 0 mA		2.0	mA	
			RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA		0.25		
	μPD4217800		RAS, CAS ≥ V _{IH} (MIN.), I _O = 0 mA		2.0		
			RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA		1.0		
RAS only refresh current		I _{CC3}	RAS Cycling, CAS ≥ V _{IH} (MIN.)			mA	1, 2, 3, 4
			t _{RC} = t _{RC} (MIN.), I _O = 0 mA				
			t _{TRAC} = 60 ns		110		
			t _{TRAC} = 70 ns		100		
			t _{TRAC} = 80 ns		90		
Operating current (Fast page mode)		I _{CC4}	RAS ≤ V _{IL} (MAX.), CAS Cycling			mA	1, 2, 5
			t _{PC} = t _{PC} (MIN.), I _O = 0 mA				
			t _{TRAC} = 60 ns		70		
			t _{TRAC} = 70 ns		60		
			t _{TRAC} = 80 ns		50		
CAS before RAS refresh current		I _{CC5}	RAS Cycling			mA	1, 2
			t _{RC} = t _{RC} (MIN.)				
			t _{TRAC} = 60 ns		110		
			t _{TRAC} = 70 ns		100		
			t _{TRAC} = 80 ns		90		
CAS before RAS long refresh current (2,048 Cycles / 128 ms, only for the μPD42S17800)		I _{CC6}	CAS before RAS refresh : t _{RC} = 62.5 μs RAS, CAS : V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH} (MAX.) 0 V ≤ V _{IL} ≤ 0.2 V	t _{TRAS} ≤ 300 ns	400	μA	1, 2
			Standby : RAS, CAS ≥ V _{CC} - 0.2 V Address : V _{IH} or V _{IL} WE, OE: V _{IH} I _O = 0 mA	t _{TRAS} ≤ 1 μs	500	μA	1, 2
CAS before RAS self refresh current (only for the μPD42S17800)		I _{CC7}	RAS, CAS : t _{TRASS} = 5 ms V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH} (MAX.) 0 V ≤ V _{IL} ≤ 0.2 V I _O = 0 mA		250	μA	2
Input leakage current		I _{I (L)}	V _I = 0 to 5.5 V All other pins not under test = 0 V	-10	+10	μA	
Output leakage current		I _{O (L)}	V _O = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage		V _{OH}	I _O = -5.0 mA	2.4		V	
Low level output voltage		V _{OL}	I _O = +4.2 mA		0.4	V	

Notes 1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).

2. Specified values are obtained with outputs unloaded.


■ 6427525 0060447 3T1 ■

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL}(\text{MAX.})$ and $\overline{CAS} \geq V_{IH}(\text{MIN.})$.
4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 2 TTLs.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	trc	110	–	130	–	150	–	ns	
RAS Precharge Time	trp	40	–	50	–	60	–	ns	
CAS Precharge Time	tcpn	10	–	10	–	10	–	ns	
RAS Pulse Width	trās	60	10,000	70	10,000	80	10,000	ns	
CAS Pulse Width	tcās	15	10,000	18	10,000	20	10,000	ns	
RAS Hold Time	trsh	15	–	18	–	20	–	ns	
CAS Hold Time	tcsH	60	–	70	–	80	–	ns	
RAS to CAS Delay Time	trcd	20	45	20	50	25	60	ns	1
RAS to Column Address Delay Time	trad	15	30	15	35	17	40	ns	1
CAS to RAS Precharge Time	tcrp	5	–	5	–	5	–	ns	2
Row Address Setup Time	tāsr	0	–	0	–	0	–	ns	
Row Address Hold Time	trāH	10	–	10	–	12	–	ns	
Column Address Setup Time	tāsc	0	–	0	–	0	–	ns	
Column Address Hold Time	tcaH	15	–	15	–	15	–	ns	
OE Lead Time Referenced to RAS	toes	0	–	0	–	0	–	ns	
CAS to Data Setup Time	tcLZ	0	–	0	–	0	–	ns	
OE to Data Setup Time	toLZ	0	–	0	–	0	–	ns	
OE to Data Delay Time	toed	13	–	15	–	15	–	ns	
Transition Time (Rise and Fall)	tr	3	50	3	50	3	50	ns	
Refresh Time	μPD42S17800	tREF	–	128	–	128	–	128	ms
	μPD4217800		–	32	–	32	–	32	ms

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD (MAX.) and trCD (MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD (MAX.)}$ and $\text{trCD} \geq \text{trCD (MAX.)}$ will not cause any operation problems.

2. tCRP (MIN.) requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles preceded by any cycle.

Read Cycle

Parameter	Symbol	$\text{trAC} = 60 \text{ ns}$		$\text{trAC} = 70 \text{ ns}$		$\text{trAC} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	trAC	–	60	–	70	–	80	ns	1
Access Time from $\overline{\text{CAS}}$	tCAC	–	15	–	18	–	20	ns	1
Access Time from Column Address	tAA	–	30	–	35	–	40	ns	1
Access Time from $\overline{\text{OE}}$	tOEA	–	15	–	18	–	20	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30	–	35	–	40	–	ns	
Read Command Setup Time	trCS	0	–	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0	–	0	–	0	–	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0	–	0	–	0	–	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	tOEZ	0	13	0	15	0	15	ns	3
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	tOFF	0	13	0	15	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD (MAX.) and trCD (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD (MAX.)}$ and $\text{trCD} \geq \text{trCD (MAX.)}$ will not cause any operation problems.

2. Either trCH (MIN.) or trRH (MIN.) should be met in read cycles.

3. tOFF (MAX.) and tOEZ (MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twch	10	–	10	–	15	–	ns	1
$\overline{\text{WE}}$ Pulse Width	twp	10	–	10	–	15	–	ns	1
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	trwl	20	–	20	–	20	–	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	tcwl	15	–	15	–	15	–	ns	
$\overline{\text{WE}}$ Setup Time	twcs	0	–	0	–	0	–	ns	2
$\overline{\text{OE}}$ Hold Time	toeh	0	–	0	–	0	–	ns	
Data-in Setup Time	t _{DS}	0	–	0	–	0	–	ns	3
Data-in Hold Time	t _{DH}	10	–	15	–	15	–	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} $\geq$ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	160	–	180	–	200	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	trwd	83	–	95	–	105	–	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tcwd	38	–	43	–	45	–	ns	1
Column Address to $\overline{\text{WE}}$ Delay Time	tawd	53	–	60	–	65	–	ns	1

- Note**
1. If t_{WCS} $\geq$ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{trwd} $\geq$ t_{trwd} (MIN.), t_{tcwd} $\geq$ t_{tcwd} (MIN.), t_{tawd} $\geq$ t_{tawd} (MIN.) and t_{cpwd} $\geq$ t_{cpwd} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	tpc	40	—	45	—	50	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	tacp	—	35	—	40	—	45	ns	
RAS Pulse Width	trasp	60	125,000	70	125,000	80	125,000	ns	
CAS Precharge Time	tcp	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trhcp	35	—	40	—	45	—	ns	
Read Modify Write Cycle Time	tprowc	85	—	90	—	100	—	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	tcpwd	58	—	65	—	70	—	ns	1


Note 1. If $\text{twcs} \geq \text{twcs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $\text{trwd} \geq \text{trwd}(\text{MIN.})$, $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$, $\text{tawd} \geq \text{tawd}(\text{MIN.})$ and $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	tcsr	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tchr	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trpc	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	trass	100	—	100	—	100	—	μ s	1
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	trps	110	—	130	—	150	—	ns	1
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	tchs	—50	—	—50	—	—50	—	ns	1
$\overline{\text{WE}}$ Setup Time	twsr	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time	twhr	15	—	15	—	15	—	ns	

Note 1. This specification is applied only to the μ PD42S17800.

Read Cycle




Early Write Cycle



Remark $\overline{OE}$: Don't care


6427525 0060454 531

Late Write Cycle




6427525 0060455 478

Read Modify Write Cycle



6427525 0060456 304

Fast Page Mode Read Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The diagram illustrates the timing relationships for a 256K16 DRAM. The signals shown are $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address, $\overline{\text{WE}}$, and I/O. The timing parameters are defined as follows:

- t_{RASP} : RAS pulse width
- t_{RACP} : RAS to CAS setup time
- t_{RTP} : RAS to CAS delay time
- t_{CSH} : CAS setup time
- t_{CP} : CAS pulse width
- t_{CRP} : CAS rise time
- t_{CD} : CAS delay time
- t_{CAS} : CAS access time
- t_{CPN} : CAS pulse noise
- t_{RAD} : Row address delay time
- t_{RAH} : Row address hold time
- t_{TAS} : Row address setup time
- t_{CAH} : Column address hold time
- t_{TSC} : Column address setup time
- t_{AL} : Array latency
- t_{WCS} : Write cycle time
- t_{WCH} : Write cycle hold time
- t_{DS} : Data setup time
- t_{DH} : Data hold time

- Remarks**
1. $\overline{OE}$: Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.


Fast Page Mode Late Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

6427525 0060459 013

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S16800, 42S17800)

Remark Address, $\overline{OE}$: Don't care I/O : Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S17800: 2,048 times within a 32 ms interval


(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S17800: 2,048 times within a 32 ms interval


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle



Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z


RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

6427525 0060462 608


Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Test Mode Set Cycle ($\overline{WE}$, $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle)

Remark Address, $\overline{OE}$: Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit structure during test mode.

(1) Setting the mode

Executing the test mode cycle ($\overline{WE}$, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the $\overline{RAS}$ / $\overline{CAS}$ cycle or with the $\overline{WE}$, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle. The $\overline{WE}$, $\overline{CAS}$ before $\overline{RAS}$ refresh cycle use the same counter as the $\overline{CAS}$ before $\overline{RAS}$ refresh's internal counter.

(4) Mode Cancellation




The test mode is cancelled by executing one cycle of $\overline{RAS}$ only refresh cycle or $\overline{CAS}$ before $\overline{RAS}$ refresh cycle.

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

S28G5-50-7JD3

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	18.67 ^{+0.2} _{-0.35}	0.735 ^{+0.008} _{-0.013}
C	10.16	0.400
D	11.18±0.2	0.440 ^{+0.008} _{-0.007}
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138 ^{+0.008} _{-0.007}
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.40±0.20	0.370 ^{+0.008} _{-0.007}
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

6427525 0060467 19T

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μ PD42S17800, 4217800.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μ PD42S17800G5, 4217800G5: 28-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	—

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μ PD42S17800LE, 4217800LE: 28-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-207-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	_____

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

6427525 0060469 T62