


**"OMNIFET":
FULLY AUTOPROTECTED POWER MOSFET**

PRELIMINARY DATA

TYPE	V _{clamp}	R _{DS(on)}	I _{lim}
VNW100N04	42 V	0.012 Ω	100 A

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET
- STANDARD TO-247 PACKAGE




DESCRIPTION

The VNW100N04 is a monolithic device made using SGS-THOMSON Vertical Intelligent Power M0 Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear

current limitation and overvoltage clamp protect the chip in harsh environments.

Fault feedback can be detected by monitoring the voltage at the input pin.

BLOCK DIAGRAM



VNW100N04

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage ($V_{in} = 0$)	Internally Clamped	V
V_{in}	Input Voltage	18	V
I_D	Drain Current	Internally Limited	A
I_R	Reverse DC Output Current	-100	A
V_{esd}	Electrostatic Discharge ($C = 100 \text{ pF}, R = 1.5 \text{ K}\Omega$)	2000	V
P_{tot}	Total Dissipation at $T_c = 25 \text{ }^\circ\text{C}$	208	W
T_j	Operating Junction Temperature	Internally Limited	$^\circ\text{C}$
T_c	Case Operating Temperature	Internally Limited	$^\circ\text{C}$
T_{stg}	Storage Temperature	-55 to 150	$^\circ\text{C}$

THERMAL DATA

$R_{thj-case}$	Thermal Resistance Junction-case	Max	0.6	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	30	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_{case} = 25 \text{ }^\circ\text{C}$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{CLAMP}	Drain-source Clamp Voltage	$I_D = 50 \text{ A}$ $V_{in} = 0$	36	42	48	V
V_{CLTH}	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}$ $V_{in} = 0$	35			V
V_{INCL}	Input-Source Reverse Clamp Voltage	$I_{in} = -1 \text{ mA}$	-1		-0.3	V
I_{DSS}	Zero Input Voltage Drain Current ($V_{in} = 0$)	$V_{DS} = 13 \text{ V}$ $V_{in} = 0$ $V_{DS} = 25 \text{ V}$ $V_{in} = 0$			50 200	μA μA
I_{iss}	Supply Current from Input Pin	$V_{DS} = 0 \text{ V}$ $V_{in} = 10 \text{ V}$		250	500	μA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IN(th)}$	Input Threshold Voltage	$V_{DS} = V_{in}$ $I_D + I_{in} = 1 \text{ mA}$	0.8		3	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{in} = 10 \text{ V}$ $I_D = 50 \text{ A}$ $V_{in} = 5 \text{ V}$ $I_D = 50 \text{ A}$			0.012 0.015	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs} \text{ (*)}$	Forward Transconductance	$V_{DS} = 13 \text{ V}$ $I_D = 50 \text{ A}$	40	60		S
C_{oss}	Output Capacitance	$V_{DS} = 13 \text{ V}$ $f = 1 \text{ MHz}$ $V_{in} = 0$		2000	3000	pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 15 \text{ V}$ $I_d = 50 \text{ A}$		110	250	ns
t_r	Rise Time	$V_{gen} = 10 \text{ V}$ $R_{gen} = 10 \Omega$		500	900	ns
$t_{d(off)}$	Turn-off Delay Time	(see figure 3)		1000	1800	ns
t_f	Fall Time			600	1000	ns
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 15 \text{ V}$ $I_d = 50 \text{ A}$		2.2	3.5	μs
t_r	Rise Time	$V_{gen} = 10 \text{ V}$ $R_{gen} = 1000 \Omega$		3.5	6	μs
$t_{d(off)}$	Turn-off Delay Time	(see figure 3)		22	30	μs
t_f	Fall Time			12	18	μs
$(di/dt)_{on}$	Turn-on Current Slope	$V_{DD} = 15 \text{ V}$ $I_D = 50 \text{ A}$ $V_{in} = 10 \text{ V}$ $R_{gen} = 10 \Omega$		55		$\text{A}/\mu\text{s}$
Q_i	Total Input Charge	$V_{DD} = 15 \text{ V}$ $I_D = 50 \text{ A}$ $V_{in} = 10 \text{ V}$		190		nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 50 \text{ A}$ $V_{in} = 0$			1.6	V
$t_{rr} (**)$	Reverse Recovery Time	$I_{SD} = 50 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$		800		ns
$Q_{rr} (**)$	Reverse Recovery Charge	$V_{DD} = 30 \text{ V}$ $T_j = 25 \text{ }^\circ\text{C}$		5		μC
$I_{RRM} (**)$	Reverse Recovery Current	(see test circuit, figure 5)		15		A

PROTECTION

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{lim}	Drain Current Limit	$V_{in} = 10 \text{ V}$ $V_{DS} = 13 \text{ V}$ $V_{in} = 5 \text{ V}$ $V_{DS} = 13 \text{ V}$	35 35	50 50	65 65	A A
$t_{dlm} (**)$	Step Response Current Limit	$V_{in} = 10 \text{ V}$ $V_{in} = 5 \text{ V}$		50 130	80 200	μs μs
$T_{jsh} (**)$	Overtemperature Shutdown		170			$^\circ\text{C}$
$T_{jrs} (**)$	Overtemperature Reset		155			$^\circ\text{C}$
$I_{gf} (**)$	Fault Sink Current	$V_{in} = 10 \text{ V}$ $V_{DS} = 13 \text{ V}$ $V_{in} = 5 \text{ V}$ $V_{DS} = 13 \text{ V}$		50 20		mA mA
$E_{as} (**)$	Single Pulse Avalanche Energy	starting $T_j = 25 \text{ }^\circ\text{C}$ $V_{DD} = 20 \text{ V}$ $V_{in} = 10 \text{ V}$ $R_{gen} = 1 \text{ K}\Omega$ $L = 10 \text{ mH}$	4			J

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

(**) Parameters guaranteed by design/characterization

PROTECTION FEATURES


During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current (I_{iss}) flows into the Input pin in order to supply the internal circuitry.

The device integrates:


- OVERVOLTAGE CLAMP PROTECTION: internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current I_d to I_{lim} whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{jsh} .
- OVERTEMPERRATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 170°C. The device is automatically restarted when the chip temperature falls below 155°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω. The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in $R_{DS(on)}$).


Thermal Impedance




Derating Curve




Output Characteristics




Transconductance



Static Drain-Source On Resistance vs Input Voltage




Static Drain-Source On Resistance




VNW100N04


Static Drain-Source On Resistance




Input Charge vs Input Voltage




Capacitance Variations




Normalized Input Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope




Turn-on Current Slope




Turn-off Drain-Source Voltage Slope




Turn-off Drain-Source Voltage Slope



Switching Time Resistive Load




Switching Time Resistive Load




VNW100N04


Switching Time Resistive Load



Current Limit vs Junction Temperature



Step Response Current Limit



Source Drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuits




Fig. 2: Unclamped Inductive Waveforms




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Input Charge Test Circuit




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times






Fig. 6: Waveforms



TO-247 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.7		5.3	0.185		0.209
D	2.2		2.6	0.087		0.102
E	0.4		0.8	0.016		0.031
F	1		1.4	0.039		0.055
F3	2		2.4	0.079		0.094
F4	3		3.4	0.118		0.134
G		10.9			0.429	
H	15.3		15.9	0.602		0.626
L	19.7		20.3	0.776		0.779
L3	14.2		14.8	0.559	0.413	0.582
L4		34.6			1.362	
L5		5.5			0.217	
M	2		3	0.079		0.118
Dia	3.55		3.65	0.140		0.144



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A