Document Title

Multi-Chip Package MEMORY 64M Bit (8Mx8) Nand Flash Memory / 8M Bit (1Mx8/512Kx16) Full CMOS SRAM

Revision History

Revision No.	<u>History</u>	Draft Date	Remark
0.0	Initial issue.	Nov. 19th 2000	Advanced Information
0.1	-Changed Operating Voltage from 2.4V - 3.0V to 2.7V - 3.3V -Changed Device name from K5P6480TCM-T085 to K5P6480YCM-T085 -Changed Operating Temperature from -40°C ~ 85°C to -25°C ~ 85°C -Changed loL / loH from 1.0mA/-0.5mA to 0.1mA/-0.1mA.	April. 6th 2001	Final

Note: For more detailed features and specifications including FAQ, please refer to Samsungs web site. http://samsungelectronics.com/semiconductors/products/products_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



Multi-Chip Package MEMORY 64M Bit (8Mx8) Nand Flash Memory / 8M Bit (1Mx8/512Kx16) Full CMOS SRAM

FEATURES

• Power Supply voltage: 2.7V to 3.3 V

Organization

- Flash: (8M + 256K)bit x 8bit - SRAM: 1M x 8 / 512K x 16 bit

Access Time

- Flash: Random access: 10us(Max.), Serial read: 50ns(Min.)

- SRAM: 85 ns

Power Consumption (typical value)
 Flash Read Current: 10 mA(@20MHz)

Program/Erase Current: 10 mA

Standby Current : 10 μA
- SRAM Operating Current : 20 mA
Standby Current : 0.5 μA

 Flash Automatic Program and Erase Page Program: (512 + 16)Byte Block Erase: (8K + 256)Byte

 Flash Fast Write Cycle Time Program time: 300us(Typ.)
 Block Erase Time: 2ms(Typ.)

• Flash Endurance : 100,000 Program/Erase Cycles Minimum

Flash Data Retention: 10 years
SRAM Data Retention: 1.5 V (min.)
Operating Temperature: -25°C ~ 85°C

• Package: 69 - ball TBGA Type - 8 x 13mm, 0.8 mm pitch

BALL CONFIGURATION

7 9 10 N.C N.C N.C N.C Α LB CLE WE A8 A11 Α7 В Index A6 UB CEf CS2s N.C A12 A15 С АЗ A5 N.C A13 N.C D A2 A18 ALE Α9 N.C A1 A17 A14 Vccf Е A4 A10 N.C SA N.C DQ1 F Α0 Vss DQ6 A16 N.C G DQ4 DQ13 DQ15 R/B WP OE/RE DQ9 DQ3 Η DQ0 DQ10 VccQi Vccs DQ12 DQ7 J DQ8 DQ2 DQ11 BYTES DQ5 DQ14 K N.C N.C N.C N.C

> 69 Ball TBGA , 0.8mm Pitch Top View (Ball Down)

GENERAL DESCRIPTION

The K5P6480YCM featuring single 3.0V power supply is a Multi ChipPackage Memory which combines 64Mbit Nand Flash and 8Mbit full CMOS SRAM.

The 64Mbit Flash memory is organized as 8M x8 bit and the 8Mbit SRAM is organized as 1M x8 or 512K x16 bit. In 64Mb NAND Flash a 528-byte page program can be typically achieved within 300us and an 8K-byte block erase can be typically achieved within 2ms. In serial read operation, a byte can be read by 50ns. The I/O pins serve as the ports for address and data input/output as well as command inputs. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 16 bytes of a page combined with the other 512 bytes can be utilized by system-level ECC. The 8Mbit SRAM supports the low data retention voltage for battery backup operation with low current.

The K5P6480YCM is suitable for use in data memory of mobil communication system to reduce not only mount area but also power consumption. This device is available in 69-ball TBGA Type

BALL DESCRIPTION

Ball Name	Description
Ao to A18	Address Input Balls (SRAM)
D/Q ₀ to D/Q ₇	Data Input/Output Balls (Common)
D/Q8 to D/Q15	Data Input/Output Balls (SRAM)
Vccs	Power Supply (SRAM)
Vccf	Power Supply (Flash Memory)
VccQf	Output Buffer Power (Flash Memory) This input may be tied directly to Vccf.
Vss	Ground (Common)
UB	Upper Byte Enable (SRAM)
LB	Lower Byte Enable (SRAM)
WP	Write Protection (Flash Memory)
CLE	Command Latch Enable(Flash Memory)
ALE	Address Latch Enable(Flash Memory)
BYTEs	Byte Control (SRAM)
SA	Address Inputs (SRAM)
CEF	Chip Enable (Flash Memory)
CS1s	Chip Enable (SRAM Low Active)
CS2s	Chip Enable (SRAM High Active)
WE	Write Enable (Common)
OE/RE	Output Enable (Common)
R/B	Ready/Busy (Flash memory)
N.C	No Connection

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. Flash ARRAY ORGANIZATION



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	Ao	A1	A ₂	Аз	A4	A 5	A ₆	A 7	Column Address
2nd Cycle	A 9	A10	A11	A12	A13	A14	A15	A16	Row Address
3rd Cycle	A17	A18	A 19	A20	A21	A22	*L	*L	(Page Address)

NOTE: Column Address: Starting Address of the Register.

 ${\tt 00h\ Command}(Read): Defines\ the\ starting\ address\ of\ the\ 1st\ half\ of\ the\ register.$

01h Command(Read): Defines the starting address of the 2nd half of the register.

^{*} L must be set to "Low"



 $^{^{\}ast}$ As is set to "Low" or "High" by the 00h or 01h Command.

NAND FLASH PRODUCT INTRODUCTION

The Flash Memory is a 66Mbit(69,206,016 bit) memory organized as 16,384 rows(pages) by 528 columns. Spare sixteen columns are located from column address of 512 to 527. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 16 pages formed by one NAND structures, totaling 4,224 NAND structures of 16 cells. The array organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 1024 separately erasable 8K-byte blocks. It indicates that the bit by bit erase operation is prohibited on the Flash Memory.

The Flash Memory has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except for Block Erase command which requires two cycles: one cycle for erase-setup and another for erase-execution after block address loading. The 8M byte physical space requires 23 addresses, thereby requiring three cycles for byte-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the Flash Memory.

Table 1. COMMAND SETS

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h/01h ⁽¹⁾	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Block Erase	60h	D0h	
Read Status	70h	-	0

NOTE: 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on the 2nd half of register by the 01h command, the status pointer is automatically moved to the 1st half register(00h) on the next cycle.



Table 2. FLASH MEMORY OPERATIONS TABLE

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L	F	Н	Х	Read Mode	Command Input	
L	Н	L		Н	Х	Neau Moue	Address Input(3clock)	
Н	L	L	7₹	Н	Н	Write Made	Command Input	
L	Н	L	F	Н	Н	Write Mode Address Input(3clock)		
L	L	L	F	Н	Н	Data Input		
L	L	L	Н	₹	Х	Sequential Read & Data Output		
L	L	Х	Н	Н	Х	During Read(Busy)		
Х	Х	Х	Х	Х	Н	During Program(Busy)		
Х	Х	Х	Х	Х	Н	During Erase(Busy)		
Х	X ⁽¹⁾	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc ⁽²⁾	Stand-by		

Table 3. SRAM OPERATIONS TABLE

1. Word Mode

CS ₁	CS ₂	OE	WE	BYTE	SA	LB	UB	I/O _{0~7}	I/O8~15	Mode	Power
Н	X	X	X	Х	Χ	X	X	High-Z	High-Z	Deselected	Standby
Х	L	Х	Х	Х	Χ	Х	Х	High-Z	High-Z	Deselected	Standby
Х	Х	Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	Vcc	Χ	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Vcc	Χ	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	Vcc	Χ	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Vcc	Χ	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	Vcc	Χ	L	L	Dout	Dout	Word Read	Active
L	Н	Х	L	Vcc	Χ	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	Χ	L	Vcc	Х	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	Х	L	Vcc	Х	L	L	Din	Din	Word Write	Active

Note: X means don't care. (Must be low or high state)

2. Byte Mode

CS ₁	CS ₂	OE	WE	BYTE	SA	LB	UB	I/O _{0~7}	I/O8~15	Mode	Power
Н	X	Х	Χ	Х	Χ	Χ	X	High-Z	High-Z	Deselected	Standby
Х	L	Х	Χ	Х	Χ	Х	X	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	Vss	SA ¹⁾	DNU	DNU	High-Z	DNU	Output Disabled	Active
L	Н	L	Н	Vss	SA ¹⁾	DNU	DNU	Dout	DNU	Lower Byte Read	Active
L	Н	Х	L	Vss	SA ¹⁾	DNU	DNU	Din	DNU	Lower Byte Write	Active

Note: X means don't care.(Must be low or high state)
1. Address input for byte operation.



 $[\]begin{tabular}{ll} \textbf{NOTE}: 1. & \underline{X} can be V_{IL} or V_{IH}. \\ & 2. & \overline{WP} should be biased to CMOS high or CMOS low for standby. \\ \end{tabular}$

FLASH MEMORY OPERATION

PAGE READ


Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operations are available: random read, serial page read.

The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page $\underline{\text{are}}$ transferred to the data registers in less than $10\mu\text{s}(tR)$. During Read Busy, the device can go into pseudo-standy mode by taking $\overline{\text{CE}}$ to Vih, which frees I/O bus and allows the CPU to access other devices. The CPU can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing $\overline{\text{RE}}$. High to low transitions of the $\overline{\text{RE}}$ clock output the data stating from the selected column address up to the last column address.

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of bytes 512 to 527 may be selectively accessed by writing the Read2 command. Addresses A₀ to A₃ set the starting address of the spare area while addresses A₄ to A₇ are ignored. The Read1 command(00h/01h) is needed to move the pointer back to the main area. Figures 3 and 4 show typical sequence and timings for each read operation.

CLE ____

Figure 3. Read1 Operation



^{*} After data access on 2nd half array by 01H command, the start pointer is automatically moved to 1st half array (00h) at next cycle.


Data Field



Spare Field

Data Field

Spare Field




PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state-control automatically executes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The CPU can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 5). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 5. Program & Read Status Operation






BLOCK ERASE

The Erase operation is done on a block(8K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A₁₃ to A₂₂ is valid while A₉ to A₁₂ is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write state-control handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 6 details the sequence.

Figure 6. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/\overline{B} pins are common-wired. \overline{RE} or \overline{CE} does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

Table4. Read Status Register Definition


I/O #	Status	Definition		
I/O ₀	Program / Erase	"0" : Successful Program / Erase		
1,00	r rogram, Erace	"1" : Error in Program / Erase		
I/O1		"0"		
I/O2	Barrard for Fitting	"0"		
I/O ₃	Reserved for Future Use	"0"		
I/O ₄		"0"		
I/O ₅		"0"		
I/O ₆	Device Operation	"0" : Busy "1" : Ready		
I/O7	Write Protect	"0" : Protected "1" : Not Protected		



READ ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code (E6h) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 7 shows the operation sequence.

Figure 7. Read ID Operation



RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase modes, the reset operation will abort these operation. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. Internal address registers are cleared to "0"s and data registers to "1"s. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when $\overline{\text{WP}}$ is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted to by the command register. The R/B pin transitions to low for trest after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 8 below.

Figure 8. RESET Operation





Table5. Device Status

	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command



READY/BUSY

The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. An appropriate pull-up resister is required for proper operation and the value may be calculated by the following equation.




$$Rp = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \sum IL} = \frac{2.9V}{8mA + \sum IL}$$

where IL is the sum of the input currents of all devices tied to the R/\overline{B} pin.

DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V. $\overline{\text{WP}}$ pin provides hardware protection and is recommended to be kept at Viu during power-up and power-down as shown in Figure 9. The two step command sequence for program/erase provides additional software protection.

Figure 9. AC Waveforms for Power Transition





NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, therefore you dont need to execute error correction for 1st block.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh data at the column address of 517. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 10). Any intentional erasure of the original invalid block information is prohibited.




Figure 10. Flow chart to create invalid block table



Error in write or read operation

Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, so you can execute block replacement on a page basis with a page sized buffer. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
	Erase Failure	Status Read after Erase> Block Replacement
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction

ECC : Error Correcting Code --> Hamming Code etc.

Example) 1bit correction & 2bit detection

Figure 11. Flash Program flow chart






Figure 12. Flash Erase Flow Chart

Figure 13. Flash Read Flow Chart



(*): If erase operation results in an error, map out the failing block and replace it with another block.

Figure 14. Flash Block Replacement





Pointer Operation of Flash

The Flash memory has three modes to set the destination of the pointer. The pointer is set to "A" area by the "00h" command, to "B" area by the "01h" command, and to "C" area by the "50h" command. Table 6 shows the destination of the pointer, and figure 15 shows the block diagram of its operations.

Table 6. Destination of the pointer

Command	Pointer position	Area
00h 01h	0 ~ 255 byte 256 ~ 511 byte	1st half array(A) 2nd half array(B)
50h	512 ~ 527 byte	spare array(C)




Figure 15. Block Diagram of Pointer Operation

Example of Programming with successive Pointer Operation







Table 7. Pointer Status after each operation

Operation	Pointer status after operation
Program	With previous 00h, Device is set to 00h Plane With previous 01h, Device is set to 00h Plane* With previous 50h, Device is set to 50h Plane
Reset	"00h" Plane("A" area)
Power up	"00h" Plane("A" area)

^{* 01}h command is valid just one time when it is used as a pointer for program/erase.


^{*} Erase operation does not affect the pointer status. Previous pointer status is maintained.



System Interface Using CE dont-care.

For an easier system interface, $\overline{\text{CE}}$ may be inactive during data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and reading would provide significant saving in power consumption.

Figure 16. Program Operation with CE dont-care.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol Rating		Unit	
	Vin	-0.5 to (Vccf,Vccs)+ 0.3	V	
Voltage on any pin relative to Vss	VCCf, VCCs	-0.2 to 3.6V	V	
	VccQ	-0.2 to 3.6V	00	
Temperature Under Bias	TBIAS	-25 to + 125	°C	
Storage Temperature	TsTG -65 to + 150		°C	

NOTE -

- 1. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.

 Maximum DC voltage on input/output pins is Vccq+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
- 2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, TA=-25 to 85°C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	VCCf, VCCs	2.7	3.0	3.3	V
Supply Voltage	Vccq	2.7	3.0	3.3	V
Supply Voltage	Vss	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Leakage Current	lu	Vccf,Vccs=VccfMax.,VccsMax. Vccqf=VccqfMax.,VIN=Vccqf or GND	-	±10	μΑ
Output Leakage Current	lLO	Vccf,Vccs=VccfMax.,VccsMax. Vccqf=VccqfMax.,VIN=Vccqf or GND	-	±10	μΑ
Input Low Voltage Level, All inputs	VIL		-0.4	0.4	
Input High Voltage Level	VIH		VccQf-0.4	VccQf+0.4	
Output Low Voltage Level	Vol	Vccf/=Vccf Min, Vccs=Vccs Min IoL = 0.1mA	-	0.4	V
Output High Voltage Level	Voн	Vccf=Vccf Min, Vccs=Vccs Min. IOH = -0.1mA	VccQ-0.3	-	



DC AND OPERATING CHARACTERISTICS(Continued)

Parameter		Symbol	Test Conditions	Тур	Max	Unit
	Active Sequential Read Currnt	lcc1f	tRC=50ns, CEf=VIL, IOUT=0mA VCcf=VccfMax, Vccqf=VccqfMax	10	20	mA
Flash	Active Program Current	Icc2f	Vccf=VccfMax,Vccqf=VccqfMax	10	20	mA
	Active Erase Current		Vccf=VccfMax,Vccqf=VccqfMax	10	20	mA
	Stand_by Current	IsB2f	sB2f CEf=VccQf, WP=0V/Vccqf		50	μΑ
	Operation Coursest	Icc1s	Cycle time=1µs, 100% duty, $\overline{\text{CS}}$ 1s≤0.2V, CS2s≥Vccs-0.2V, All outputs open Vin≤0.2V or Vin≥Vccs-0.2V		5	mA
Operating Current SRAM		Icc2s	Cycle time=Min, 100% duty, CS1s=VIL, CS2s=VIH All outputs open, VIN=VIL or VIH		30	mA
	Stand_by Current(CMOS)	IsB2s	CS1s≥Vccs-0.2V, CS2s≥Vccs-0.2V (CS1s controlled) or CS2s≤0.2V (CS2s controlled), BYTEs=Vss or Vccs Other input =0~Vccs		15	μА

CAPACITANCE (TA = 25 °C, Vcc = 3.0V, f = 1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	CI/O	VIL=0V	-	20	pF
Input Capacitance	Cin	VIN=0V	-	18	pF

Note: Capacitance is periodically sampled and not 100% tested.

VALID BLOCK OF FLASH MEMORY

Parameter	Symbol	Min	Тур.	Max	Unit
Valid Block Number	Nvb	1014	1020	1024	Blocks

NOTE:



^{1.} The Flash memory may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not try to access these invalid blocks for program and erase. Refer to the attached technical notes for a appropriate management of invalid blocks.

^{2.} The 1st block, which is placed on 00h block address, is guaranteed to be a valid block.


AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to VccQf
Input Rise and Fall Times	5ns
Input and Output Timing Levels	VccQf/2
Output Load	1TTL gate and CL = 50pF

Note: AC test inputs are driven at VccQ for a logic "1" and 0.0V for a logic "0". Input timing begins, and output timing ends, at VccQ / 2. Input rise and fall times (10% - 90%)<5ns. Worst case speed condition are when VccQf = VccQf Min.



Input Pulse and Test Point



Flash Program/Erase Characteristics

Parameter		Symbol	Min	Тур	Max	Unit
Program Time		tprog	-	300	600	μs
Number of Partial Program Cycles	Main Array	Nop	-	-	2	cycles
in the Same Page	Spare Array	Nop	-	-	3	cycles
Block Erase Time		tBERS	=	2	4	ms

Flash AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tcls	0	-	ns
CLE Hold Time	tclh	10	-	ns
CE Setup Time	tcs	0	-	ns
CE Hold Time	tсн	10	-	ns
WE Pulse Width	twp	25	-	ns
ALE Setup Time	tals	0	-	ns
ALE Hold Time	talh	10	-	ns
Data Setup Time	tos	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	twc	50	-	ns
WE High Hold Time	twH	15	-	ns

Flash AC Characteristics for Operation


Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	μs
ALE to RE Delay(ID read)	tAR1	20	-	ns
ALE to RE Delay(Read cycle)	tAR2	50	-	ns
CE Access Time	tcea	-	45	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trp	30	-	ns
WE High to Busy	twB	-	100	ns
Read Cycle Time	trc	50	-	ns
RE Access Time	trea	-	35	ns
RE High to Output Hi-Z	trhz	15	30	ns
CE High to Output Hi-Z	tcHz	-	20	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
WE High to RE Low	twhr	60	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500(1)	μs

NOTE:


 ${\bf 1.\ If\ reset\ command (FFh)\ is\ written\ at\ Ready\ state,\ the\ device\ goes\ into\ Busy\ for\ maximum\ 5us}$



* Command Latch Cycle




* Address Latch Cycle






* Input Data Latch Cycle




* Sequential Out Cycle after Read(CLE=L, $\overline{\text{WE}}$ =H, ALE=L)




NOTES: Transition is measured $\pm 200 \text{mV}$ from steady state voltage with load. This parameter is sampled and not 100% tested.



* Status Read Cycle




READ1 OPERATION(READ ONE PAGE)






READ2 OPERATION(READ ONE PAGE)




PAGE PROGRAM OPERATION






BLOCK ERASE OPERATION(ERASE ONE BLOCK)



MANUFACTURE & DEVICE ID READ OPERATION





SRAM AC CHARACTERISTICS

	Parameter List	Symbol	85	ins	Units
	Farameter List	Symbol	Min	Max	Units
	Read cycle time	trc	85	-	ns
	Address access time	taa	-	85	ns
	Chip select to output	tco1, tco2	-	85	ns
	Output enable to valid output	toe	-	45	ns
	UB, LB Access Time	tва	-	85	ns
Read	Chip select to low-Z output	tLZ1, tLZ2	10	-	ns
rtoda	UB, LB enable to low-Z output	tBLZ	10	-	ns
	Output enable to low-Z output	toLZ	5	-	ns
	Chip disable to high-Z output	tHZ1, tHZ2	0	25	ns
	UB, LB disable to high-Z output	tBHZ	0	25	ns
	Output disable to high-Z output	tonz	0	25	ns
	Output hold from address change	toн	15	-	ns
	Write cycle time	twc	85	-	ns
	Chip select to end of write	tcw	70	-	ns
	Address set-up time	tas	0	-	ns
	Address valid to end of write	taw	70	-	ns
	UB, LB Valid to End of Write	tвw	70	-	ns
Write	Write pulse width	twp	60	-	ns
	Write recovery time	twr	0	-	ns
W	Write to output high-Z	twnz	0	25	ns
	Data to write time overlap	tow	35	-	ns
	Data hold from write time	toh	0	-	ns
	End write to output low-Z	tow	5	-	ns

SRAM DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vccs for data retention	Vdr	CS1s≥Vccs-0.2V 1)		1.5		3.3	V
Data retention current	IDR	Vccs=3.0V, CS 1s≥Vccs-0.2V 1)	25 °C	_	2.0 2)	5	μA
Data retention current	IDIX	85			-	25	μΑ
Data retention set-up time	tsdr	See data retention waveform		0	-	-	ns
Recovery time	trdr	See data retermon waveronn		tRC	-	-	113


^{1.} CS1s≥Vccs-0.2V, CS2s≥Vccs-0.2V(CS1s controlled) or CS2s≤0.2V(CS2s controlled), BYTE=Vss or Vcc.




^{2.} Typical values are not 100% tested

SRAM TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS1}S=\overline{OE}=V_{IL}$, $\overline{CS2}S=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH, if CIOs is low, ignore UB/LB timing)




NOTES (READ CYCLE)

- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




SRAM TIMMING DIAGRAMS


TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled, if CIOs is low, ignore UB/LB timing)



$\textbf{TIMING WAVEFORM OF WRITE CYCLE(2)} \ (\overline{\text{CS}} \text{1s Controlled, if CIOs is low, ignore } \overline{\text{UB/LB}} \ \text{timing})$




TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled, CIOs must be high.)




NOTES (WRITE CYCLE)

- 1. <u>A write oc</u>curs during the overlap(twp) of low $\overline{CS1s}$ and low \overline{WE} . <u>A write begins when $\overline{CS1s}$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transfer of the control of the control</u> sition when $\overline{\text{CS}}$ 1s goes high and $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write. 2. tcw is measured from the $\overline{\text{CS}}$ 1s going low to end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end or write to the address change. twn applied in case a write ends as $\overline{\text{CS}}1\text{s}$ or $\overline{\text{WE}}$ going high.

SRAM DATA RETENTION WAVE FORM







PACKAGE DIMENSION

