Preferred Device

## Power MOSFET 12 Amps, 100 Volts

## P-Channel TO-220

This Power MOSFET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	100	Vdc
Drain–Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	VDGR	100	Vdc
Gate–Source Voltage  – Continuous  – Non–repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk
Drain Current – Continuous – Pulsed	I <sub>DM</sub>	12 28	Adc
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to 150	°C
Thermal Resistance  – Junction to Case  – Junction to Ambient	R <sub>θ</sub> JC R <sub>θ</sub> JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C




## ON Semiconductor™

http://onsemi.com

## 12 AMPERES 100 VOLTS RDS(on) = 300 m $\Omega$



# MARKING DIAGRAM & PIN ASSIGNMENT



 MTP12P10
 = Device Code

 LL
 = Location Code

 Y
 = Year

 WW
 = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
MTP12P10	TO-220AB	50 Units/Rail

**Preferred** devices are recommended choices for future use and best overall value.

## $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted)$

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	V(BR)DSS	100	-	Vdc	
Zero Gate Voltage Drain Current	IDSS			μAdc	
$(V_{DS} = Rated V_{DSS}, V_{GS} = 0)$ $(V_{DS} = Rated V_{DSS}, V_{GS} = 0, T$		_	10 100		
Gate-Body Leakage Current, Forwa		IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reve		IGSSR	_	100	nAdc
ON CHARACTERISTICS (Note 1.)	100 (103R = 1013, 103 0)	-GSSR			
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>G</sub>	s. In = 1.0 mA)	V <sub>GS(th)</sub>	2.0	4.5	Vdc
$T_J = 100^{\circ}C$	3, D ,	300(11)	1.5	4.0	
Static Drain-Source On-Resistance	e (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	-	0.3	Ohm
Drain-Source On-Voltage (VGS = 1	10 V)	V <sub>DS(on)</sub>			Vdc
(I <sub>D</sub> = 12 Adc) (I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 100°C)			_	4.2 3.8	
Forward Transconductance (V <sub>DS</sub> =	15 V ID = 6 0 A)	9FS	2.0	_	mhos
DYNAMIC CHARACTERISTICS	10 v, 1 <sub>D</sub> = 0.07v	9F5	2.0		1111100
Input Capacitance		C <sub>iss</sub>		920	pF
Output Capacitance	$(V_{DS} = 25 \text{ V, V}_{GS} = 0,$ f = 1.0  MHz)	C <sub>oss</sub>	_	575	-
Reverse Transfer Capacitance	See Figure 10	C <sub>rss</sub>	_	200	-
SWITCHING CHARACTERISTICS (N	  ote 1	TISS		200	
Turn-On Delay Time	(1.) (1.) = 100 0)	t <sub>d</sub> (on)	_	50	ns
Rise Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub> ,	t <sub>r</sub>	_	150	
Turn-Off Delay Time	$R_G = 50 \Omega$ ) See Figures 12 and 13	t <sub>d</sub> (off)	_	150	
Fall Time	See Figures 12 and 15	t <sub>f</sub>	_	150	
Total Gate Charge		Qg	33 (Typ)	50	nC
Gate-Source Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_{D} = \text{Rated } I_{D}, V_{GS} = 10 \text{ V})$	Q <sub>gs</sub>	16 (Typ)	_	-
Gate-Drain Charge	See Figure 11	Q <sub>gd</sub>	17 (Typ)	_	
SOURCE-DRAIN DIODE CHARACT	I ERISTICS (Note 1.)	_ j ga	( ) ( )		
Forward On–Voltage		V <sub>SD</sub>	4.0 (Typ)	5.5	Vdc
Forward Turn–On Time	$(I_S = Rated I_D,$	ton		y stray inductance	
Reverse Recovery Time	V <sub>GS</sub> = 0)	t <sub>rr</sub>	300 (Typ)		ns
INTERNAL PACKAGE INDUCTANC	E (TO-204)	<u>.</u>	, ,,,		<u> </u>
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)		L <sub>d</sub>	5.0 (Typ)	_	nH
Internal Source Inductance (Measured from the source pin, 0 to the source bond pad)	L <sub>S</sub>	12.5 (Typ)	_		
NTERNAL PACKAGE INDUCTANC	E (TO-220)		<u>'</u>		
Internal Drain Inductance (Measured from the contact screv (Measured from the drain lead 0.3	L <sub>d</sub>	3.5 (Typ) 4.5 (Typ)	- -	nH	
Internal Source Inductance (Measured from the source lead (	L <sub>S</sub>	7.5 (Typ)	-		

<sup>1.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On–Resistance Variation With Temperature

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain—to—source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.




Figure 8. Maximum Rated Switching Safe Operating Area

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn—on and turn—off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation

10 15 20 25 30 35 40 Q<sub>g</sub>, TOTAL GATE CHARGE (nC)

Figure 11. Gate Charge versus

Gate-To-Source Voltage

 $T_J = 25^{\circ}C$ 

I<sub>D</sub> = 12 A

45 50

#### **RESISTIVE SWITCHING**




Figure 12. Switching Test Circuit





Figure 13. Switching Waveforms

### **PACKAGE DIMENSIONS**

#### TO-220 THREE-LEAD TO-220AB

CASE 221A-09 **ISSUE AA** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	
STYLE Piñ	11. GAT 2. DRA	IN IRCE			

## **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.