


3V 2M × 8 / 1M × 16 - CMOS Flash EEPROM

Features


- Organization: 2M×8 / 1M×16
- Sector architecture
- One 16K; two 8K; one 32K; and thirty-one 64K byte sectors
- One 8K; two 4K; one 16K; and thirty-one 32K word sectors
- Boot code sector architecture—T (top) or B (bottom)
- Erase any combination of sectors or full chip
- Single 2.7-3.6V power supply for read/write operations
- Sector protection
- High speed 70/80/90/120 ns address access time
- Automated on-chip programming algorithm
 - Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
 - Automatically preprograms/erases chip or specified sectors
- Hardware RESET pin
 - Resets internal state machine to read mode

- Low power consumption
 - 200 nA typical automatic sleep mode current
 - 200 nA typical standby current
 - 10 mA typical read current
- JEDEC standard software, packages and pinouts
 - 48-pin TSOP
 - 44-pin SO (availability TBD)
- CFI (Common Flash Interface) compliant
- Detection of program/erase cycle completion
 - DQ7 DATA polling
 - DQ6 toggle bit
 - RY/BY output
- Erase suspend/resume
 - Supports reading data from or programming data to a sector not being erased
- Low V_{CC} write lock-out below 1.5V
- 10 year data retention at 150C
- 100,000 write/erase cycle endurance

Logic block diagram



Pin arrangement



Selection guide

		29LV160-70	29LV160-80	29LV160-90	29LV160-120	Unit
Maximum access time	t_{AA}	70	80	90	120	ns
Maximum chip enable access time	t_{CE}	70	80	90	120	ns
Maximum output enable access time	t _{OE}	30	30	35	50	ns



Functional description

The AS29LV160 is a 16 megabit, 3.0 volt Flash memory organized as 2 Megabyte of 8 bits/1 Megabyte of 16 bits each. For flexible erase and program capability, the 8 megabits of data is divided into thirty-five sectors: one 16K, two 8K, one 32K, and thirty-one 64k byte sectors; or one 8K, two 4K, one 16K, and thirty-one 32K word sectors. The \times 8 data appears on DQ0–DQ15 the \times 16 data appears on DQ0–DQ15. The AS29LV160 is offered in JEDEC standard 48-pin TSOP, 48-pin BGA, and 44-pin SO (availability TBD) packages. This device is designed to be programmed and erased in-system with a single 3.0V V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29LV160 offers access times of 70/80/90/120 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable (CE), write enable (WE), and output enable (OE) controls. Word mode (×16 output) is selected by BYTE = high. Byte mode (×8 output) is selected by BYTE = low.

The AS29LV160 is fully compatible with the JEDEC single power supply Flash standard. Write commands are sent to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device occurs in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector (if it is not already programmed before executing the erase operation), times the erase pulse widths, and verifies proper cell margin.

Boot sector architecture enables the system to boot from either the top (AS29LV160T) or the bottom (AS29LV160B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.0 seconds. Hardware sector protection disables both program and erase operations in all, or any combination of, the nineteen sectors. The device provides true background erase with Erase Suspend, which puts erase operations on hold to either read data from, or program data to, a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29LV160 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features single 3.0V power supply operation for Read, Write, and Erase functions. Internally generated and regulated voltages are provided for the Program and Erase operations. A low V_{CC} detector automatically inhibits write operations during power transtitions. The RY/BY pin, \overline{DATA} polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed. DQ2 indicates which sectors are being erased.

The AS29LV160 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when V_{CC} is less than V_{LKO} (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on \overline{OE} , \overline{CE} , or \overline{WE} . To initiate write commands, \overline{CE} and \overline{WE} must be logical zero and \overline{OE} a logical 1.

When the device's hardware RESET pin is driven low, any program/erase operation in progress is terminated and the internal state machine is reset to read mode. If the RESET pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on may become corrupted and requires rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29LV160 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes are programmed one at a time using EPROM programming mechanism of hot electron injection.



Operating modes

Mode	CE	OE	WE	A0	A1	A6	A9	RESET	DQ
ID read MFR code	L	L	Н	L	L	L	V_{ID}	Н	Code
ID read device code	L	L	Н	Н	L	L	V_{ID}	Н	Code
Read	L	L	Н	A0	A1	A6	A9	Н	D _{OUT}
Standby	Н	X	X	X	X	X	X	Н	High Z
Output disable	L	Н	Н	X	X	X	X	Н	High Z
Write	L	Н	L	A0	A1	A6	A9	Н	D_{IN}
Enable sector protect	L	V_{ID}	Pulse/L	L	Н	L	V_{ID}	Н	X
Sector unprotect	L	V_{ID}	Pulse/L	L	Н	Н	V_{ID}	Н	X
Temporary sector unprotect	X	X	X	X	X	X	X	V_{ID}	X
Verify sector protect [†]	L	L	Н	L	Н	L	V_{ID}	Н	Code
Verify sector unprotect [†]	L	L	Н	L	Н	Н	V_{ID}	Н	Code
Hardware Reset	X	X	X	X	X	X	X	L	High Z

Mode definitions

Item	Description
ID MFR code, device code	Selected by A9 = V_{ID} (9.5V–10.5V), $\overline{CE} = \overline{OE} = A1 = A6 = L$, enabling outputs. When A0 is low (V_{IL}) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high (V_{IH}), D_{OUT} represents the device code for the AS29LV160.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$, $\overline{WE} = H$. Data is valid in t_{ACC} time after addresses are stable, t_{CE} after \overline{CE} is low and t_{OE} after \overline{OE} is low.
Standby	Selected with $\overline{\text{CE}} = \text{H}$. Part is powered down, and I_{CC} reduced to <1.0 μA when $\overline{\text{CE}} = V_{CC} \pm 0.3V = \overline{\text{RESET}}$. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs tri-stated with $\overline{\text{OE}}$ pulled high.
Write	Selected with $\overline{\text{CE}} = \overline{\text{WE}} = L$, $\overline{\text{OE}} = H$. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs later. Data latching occurs on the rising edge $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. Filters on $\overline{\text{WE}}$ prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors. For in-system sector protection, refer to Sector protect algorithm on page 15.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection. For in-system sector unprotection, refer to Sector unprotect algorithm on page 15.

 $^{^{\}dagger}$ Verification of sector protect/unprotect during A9 = V_{ID}



Item	Description
Verify sector protect/ unprotect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12–18 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply $+10V$ to RESET to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of $+10V$ from RESET.
RESET	Resets the interal state machine to read mode. If device is programming or erasing when $\overline{\text{RESET}} = L$, data may be corrupted.
Deep power down	Hold $\overline{\text{RESET}}$ low to enter deep power down mode (<1 μA). Recovery time to start of first read cycle is 50ns.
Automatic sleep mode	Enabled automatically when addresses remain stable for 300ns. Typical current draw is 1 μ A with no current drawn by the external devices from teh output pin. Existing data is available to the system during this mode. If an address is changed, automatic sleep mode is disabled and new data is returned within standard access times.

Flexible Sector Architecture

Bottom boot sector architecture (AS29LV160B)	Top boot sector architecture (AS29LV160T)

a .		4.0	Size		4.0	Size
Sector	×8	×16	(Kbytes)	×8	×16	(Kbytes)
0	000000-003FFF	00000-01FFF	16	000000-00FFFF	00000-07FFF	64
1	004000-005FFF	02000-02FFF	8	010000-01FFFF	08000-0FFFF	64
2	006000-007FFF	03000-03FFF	8	020000-02FFFF	10000-17FFF	64
3	008000-00FFFF	04000-07FFF	32	030000-03FFFF	18000-1FFFF	64
4	010000-01FFFF	08000-0FFFF	64	040000-04FFFF	20000-27FFF	64
5	020000-02FFFF	10000-17FFF	64	050000-05FFFF	28000-2FFFF	64
6	030000-03FFFF	18000-1FFFF	64	060000-06FFFF	30000-37FFF	64
7	040000-04FFFF	20000-27FFF	64	070000-07FFFF	38000-3FFFF	64
8	050000-05FFFF	28000-2FFFF	64	080000-08FFFF	40000-47FFF	64
9	060000-06FFFF	30000-37FFF	64	090000-09FFFF	48000-4FFFF	64
10	070000-07FFFF	38000-3FFFF	64	0A0000-0AFFFF	50000-57FFF	64
11	080000-08FFFF	40000-47FFF	64	OBOOOO-OBFFFF	58000-5FFFF	64
12	090000-09FFFF	48000-4FFFF	64	OCOOOO-OCFFFF	60000-67FFF	64
13	0A0000-0AFFFF	50000-57FFF	64	0D0000-0DFFFF	68000-6FFFF	64
14	OBOOOO-OBFFFF	58000-5FFFF	64	OEOOOO-OEFFFF	70000-77FFF	64
15	OCOOOO-OCFFFF	60000-67FFF	64	OFOOOO-OFFFFF	78000-7FFFF	64
16	0D0000-0DFFFF	68000-6FFFF	64	100000-10FFFF	80000-87FFF	64
17	OEOOOO-OEFFFF	70000-77FFF	64	110000-11FFFF	88000-8FFFF	64
18	OFOOOO-OFFFFF	78000-7FFFF	64	120000-12FFFF	90000-97FFF	64



Bottom boot sector architecture (AS29LV160B)

Top boot sector architecture (AS29LV160T)

Sector	×8	×16	Size (Kbytes)		×8	×16	Size (Kbytes)
19	100000-10FFFF	80000-87FFF	64	_	130000-13FFFF	98000-9FFFF	64
20	110000-11FFFF	88000-8FFFF	64		140000-14FFFF	A0000-A7FFF	64
21	120000-12FFFF	90000-97FFF	64		150000-15FFFF	A8000-AFFFF	64
22	130000-13FFFF	98000-9FFFF	64		160000-16FFFF	B0000-B7FFF	64
23	140000-14FFFF	A0000-A7FFF	64		170000-17FFFF	B8000-BFFFF	64
24	150000-15FFFF	A8000-AFFFF	64		180000-18FFFF	C0000-C7FFF	64
25	160000-16FFFF	B0000-B7FFF	64		190000-19FFFF	C8000-CFFFF	64
26	170000-17FFFF	B8000-BFFFF	64		1A0000-1AFFFF	D0000-D7FFF	64
27	180000-18FFFF	C0000-C7FFF	64		1B0000-1BFFFF	D8000-DFFFF	64
28	190000-19FFFF	C8000-CFFFF	64		1C0000-1CFFFF	E0000-E7FFF	64
29	1A0000-1AFFFF	D0000-D7FFF	64		1D0000-1DFFFF	E8000-EFFFF	64
30	1B0000-1BFFFF	D8000-DFFFF	64		1E0000-1EFFFF	F0000-F7FFF	64
31	1C0000-1CFFFF	E0000-E7FFF	64		1F0000-1F7FFF	F8000-FBFFF	32
32	1D0000-1DFFFF	E8000-EFFFF	64		1F8000-1F9FFF	FC000-FCFFF	8
33	1E0000-1EFFFF	F0000-F7FFF	64		1FA000-1FBFFF	FD000-FDFFF	8
34	1F0000-1FFFFF	F8000-FFFFF	64		1FC000-1FFFFF	FEOOO-FFFFF	16

In word mode, there are one 8K word, two 4K word, one 16K word, and fifteen 32K word sectors. Address range is A19-A-1 if $\overline{BYTE}=V_{IL}$; address range is A19-A0 if $BYTE=V_{IH}$.

ID Sector address table

Bottom b	oot sector a	rchitecture
-----------------	--------------	-------------

Top boot sector architecture

Sector				(AS29	LV160	B)			(AS29LV160T)								
	A19	A18	A17	A16	A15	A14	A13	A12		A19	A18	A17	A16	A15	A14	A13	A12
0	0	0	0	0	0	0	0	X		0	0	0	0	0	X	X	X
1	0	0	0	0	0	0	1	0		0	0	0	0	1	X	X	X
2	0	0	0	0	0	0	1	1		0	0	0	1	0	X	X	X
3	0	0	0	0	0	1	X	X		0	0	0	1	1	X	X	X
4	0	0	0	0	1	X	X	X		0	0	1	0	0	X	X	X
5	0	0	0	1	0	X	X	X		0	0	1	0	1	X	X	X
6	0	0	0	1	1	X	X	X		0	0	1	1	0	X	X	X
7	0	0	1	0	0	X	X	X		0	0	1	1	1	X	X	X
8	0	0	1	0	1	X	X	X		0	1	0	0	0	X	X	X
9	0	0	1	1	0	X	X	X		0	1	0	0	1	X	X	X
10	0	0	1	1	1	X	X	X		0	1	0	1	0	X	X	X
11	0	1	0	0	0	X	X	X		0	1	0	1	1	X	X	X



Bottom boot sector architecture Top boot sector architecture (AS29LV160B) (AS29LV160T) **Sector** X



Command format, 16-bit mode

Bus Write Operations¹

Command	Longth	1st bus	cycle	2nd bus	cycle	3rd bus	cycle	4th bus	cycle	5th bus	cycle	6th bus	cycle
Command	Length	Address	Data										
Read/Reset	1	X	FO										
Read/Reset	3	555	AA	2AA	55	X	FO						
Auto Select	3	555	AA	2AA	55	555	90	*2	*2				
Program	4	555	AA	2AA	55	555	A0	PA	PD				
Unlock Bypass	3	555	AA	2AA	55	555	20						
Unlock Bypass Program	2	X	A0	PA	PD								
Unlock Bypass Reset	2	X	90	X	00								
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Block Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	BA	30
Erase Suspend	1	X	ВО										
Erase Resume	1	X	30										
CFI Query	1	X	98										

¹ Key: L =Low (<V $_{IL}$); H = High (>V $_{IH}$); X =Don't care

READ codes

Mode		A19-A12	A6	A 1	A0	Code
MFR code (Alliance Semiconductor)		X^1	L	L	L	52h
	×8 T boot	X	L	L	Н	CAh
Davies ands	×8 B boot	X	L	L	Н	49h
Device code	×16 T boot	X	L	L	Н	22C4h
	×16 B boot	X	L	L	Н	2249h
Sector protection		Sector address	L	Н	L	01h protected 00h unprotected

¹ Key: L =Low (<V $_{IL}$); H = High (>V $_{IH}$); X =Don't care

² Fourth bus cycle in the autoselect mode is a read cycle with the following expected data (see next table). There can be successive read cycles with address X00, X01, X02 in any order.



Command format, 8-bit mode

			Bus Write Operations ¹											
Command	Longth	1st bus	cycle	2nd bus cycle		3rd bus cycle		4th bus cycle		5th bus cycle		6th bus	cycle	
Command	Length	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	
Read/Reset	1	X	FO											
Reau/ Reset	3	AAA	AA	555	55	X	FO							
Auto Select	3	AAA	AA	555	55	AAA	90	*2	*					
Program	4	AAA	AA	555	55	AAA	A0	PA	PD					
Unlock Bypass	3	AAA	AA	555	55	AAA	20							
Unlock Bypass Program	2	X	A0	PA	PD									
Unlock Bypass Reset	2	X	90	X	00									
Chip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10	
Block Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	BA	30	
Erase Suspend	1	X	ВО											
Erase Resume	1	X	30											
CFI query	1	X	98											

¹ x= Don't care; PA = Program address; BA = Any address in the block 2 See footnote "2" on preceeding page. Fourth bus cycle in the autoselect mode is a read cycle with the data in the "READ codes table" on the preceding page



Command definitions

Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.
	Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
	AS29LV160 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving $+10V$ on A9. AS29LV160 also contains an ID Read command to read the device code with only $+3V$, since multiplexing $+10V$ on address lines is generally undesirable.
ID Read	Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XXX00h to return MFR code. Follow ID Read command sequence with a read sequence from address XXX01h to return device code.
	To verify write protect status on sectors, read address XXXO2h. Sector addresses A19–A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.
	Exit from ID read mode with Read/Reset command sequence.
Hardware Reset	Holding RESET low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 µs after RESET is driven low. RY/BY remains low until internal state machine resets. After RESET is set high, there is a delay of 50 ns for the device to permit read operations.
	Programming the AS29LV160 is a four bus cycle operation performed on a byte-by-byte or word-by-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever is last; data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever is first. The AS29LV160's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.
Byte/word Programming	Check programming status by sampling data on the RY/ \overline{BY} pin, or either the \overline{DATA} polling (DQ7) or toggle bit (DQ6) at the program address location. The programming operation is complete if DQ7 returns equivalent data, if DQ6 = no toggle, or if $\overline{RY}/\overline{BY}$ pin = high.
	The AS29LV160 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.
	AS29LV160 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in either $DQ5=1$ (exceeded programming time limits); reading this data after a read/reset operation returns a 0. When programming time limit is exceeded, $DQ5$ reads high, and $DQ6$ continues to toggle. In this state, a Reset command returns the device to read mode.



Command definitions

Item	Description						
	The unlock bypass feature increases the speed at which the system programs bytes or words to the device because it bypasses the first two unlock cycles of the standard program command sequence.						
	To initiate the unlock bypass command sequence, two unlock cycles must be written, then followed by a third cycle which has the unlock bypass command, 20h.						
Unlock Bypass Command Sequence	The device then begins the unlock bypass mode. In order to program in this mode, a two cycle unlock bypass program sequence is required. The first cycle has the unlock bypass program command, A0h. It is followed by a second cycle which has the program address and data. To program additional data, the same sequence must be followed.						
	The unlock bypass mode has two valid commands, the Unlock Bypass Program command and the Unlock Bypass Reset command. The only way the system can exit the unlock bypass mode is by issuing the unlock bypass reset command sequence. This sequence involves two cycles. The first cycle contains the data, 90h. The second cycle contains the data 00h. Addresses are don't care for both cycles. The device then returns to reading array data.						
	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.						
Chip Erase	Chip erase does not require logical 0s to be written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29LV160 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The 29LV160 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.						
	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Identify the sector to be erased by addressing any location in the sector. The address is latched on the falling edge of \overline{WE} ; the command, 30h is latched on the rising edge of \overline{WE} . The sector erase operation begins after a sector erase time-out.						
Sector Erase	To erase multiple sectors, write the Sector Erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be less than the erase time-out period, or the AS29LV160 ignores the command and erasure begins. During the time-out period any falling edge of WE resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out period resets the AS29LV160 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.						
	The entire array need not be written with 0s prior to erasure. AS29LV160 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29LV160 requires no CPU control or timing signals during sector erase operations.						
	Automatic sector erase begins after sector erase time-out from the last rising edge of WE from the sector erase command stream and ends when the DATA polling (DQ7) is logical 1. DATA polling address must be performed on addresses that fall within the sectors being erased. AS29LV160 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.						
Common Flash Interface	In order to achieve long term system compatibility, certain information about the internal configuration of the memory is provided which can be accessed in this mode. According to this information, system software may be configured for both upward and downward compatibility with Flash in a similar family. CFI mode can be entered by issuing CFI command either from read or from autoselect mode. The system can read CFI information at the addresses given in the tables below.						



Command definitions

Item	Description
Erase Suspend	Erase Suspend allows interruption of sector erase operations to read data from or program data to a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of the time-out period and suspension of erase operation.
	AS29LV160 ignores any commands during erase suspend other than Read/Reset, Program or Erase Resume commands. Writing the Erase Resume Command continues erase operations. Addresses are Don't Care when writing Erase Suspend or Erase Resume commands.
	AS29LV160 takes $0.2-15~\mu s$ to suspend erase operations after receiving Erase Suspend command. To determine completion of erase suspend, either check DQ6 after selecting an address of a sector not being erased, or poll RY/ \overline{BY} . Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29LV160 ignores redundant writes of Erase Suspend.
	While in erase-suspend mode, AS29LV160 allows reading data (erase-suspend-read mode) from or programming data (erase-suspend-program mode) to any sector not undergoing sector erase; these operations are treated as standard read or standard programming mode. AS29LV160 defaults to erase-suspend-read mode while an erase operation has been suspended.
	Write the Resume command 30h to continue operation of sector erase. AS29LV160 ignores redundant writes of the Resume command. AS29LV160 permits multiple suspend/resume operations during sector erase.
Sector Protect	When attempting to write to a protected sector, \overline{DATA} polling and Toggle Bit 1 (DQ6) are activated for about <1 μ s. When attempting to erase a protected sector, \overline{DATA} polling and Toggle Bit 1 (DQ6) are activated for about <5 μ s. In both cases, the device returns to read mode without altering the specified sectors.



CFI description and tables:

Common Flash Memory Interface Query Identification String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
10h	20h	0051h	
11h	22h	0052h	Query unique ASCII string (QRY)
12h	24h	0059h	
13h	26h	0002h	Primary OEM command set
14h	28h	0000h	Timary OEW Command Set
15h	2Ah	0040h	Address for primary extended table
16h	2Ch	0000h	Address for primary extended table
17h	2Eh	0000h	Alternate OEM command set (00h = does not exist)
18h	30h	0000h	Alternate OEM command set (oon = does not exist)
19h	32h	0000h	Address for alternate OEM extended table (00h = does
1Ah	34h	0000h	not exist)

System Interface String

Addresses		
(Byte Mode)	Data	Description
36h	0027h	VccMin.(write/erase), D7-D4:volt, D3-D0: 100 millivolt
38h	0036h	VccMax.(write/erase), D7-D4: volt, D3-D0: 100 millivolt
3Ah	0000h	VppMin. Voltage (00h = no Vpp pin present)
3Ch	0000h	VppMax. Voltage (00h = no Vpp in present)
3Eh	0004h	Typical timeout per single byte/word write 2 ^N us
40h	0000h	Typical timeout for Min. size buffer write 2^{N} us $(00h = not supported)$
42h	000Ah	Typical timeout per individual block erase 2 ^N ms
44h	0000h	Typical timeout for full chip erase 2^{N} ms (00h = not supported)
46h	0005h	Max. timeout for byte/word write 2 ^N times typical
48h	0000h	Max. timeout for buffer write 2 ^N times typical
4Ah	0004h	Max. timeout per individual block erase 2 ^N times typical
4Ch	0000h	Max. timeout for full chip erase 2^{N} times typical (00h = not supported)
	(Byte Mode) 36h 38h 3Ah 3Ch 3Eh 40h 42h 44h 46h 48h 4Ah	(Byte Mode) Data 36h 0027h 38h 0036h 3Ah 0000h 3Ch 0000h 3Eh 0004h 40h 0000h 42h 000Ah 44h 0000h 46h 0005h 48h 0000h 4Ah 0004h

Device Geometry Definition

Addresses	Addresses	, <u>11</u>						
(Word Mode)	(Byte Mode)	Data	Description					
27h	4Eh	0015h	Device size = 2^N byte					
28h	50h	0002h	Flash device interface description					
29h	52h	0000h	riasii device iiiteriace description					
2Ah	54h	0000h	Max. number of byte in multi-byte write = 2^{N} (00h = not supported)					
2Bh	56h	0000h	wax. number of byte in mulu-byte write = 2^{-1} (00n = not supported)					
2Ch	58h	0004h	Number of erase block regions within device					
2Dh	5Ah	0000h						
2Eh	5Ch	0000h	Fuers block negion 1 information					
2Fh	5Eh	0040h	Erase block region 1 information					
30h	60h	0000h						



Addresses	Addresses								
(Word Mode)	(Byte Mode)	Data	Description						
31h	62h	0001h							
32h	64h	0000h	Trace block region 2 information						
33h	66h	0020h	Erase block region 2 information						
34h	68h	0000h							
35h	6Ah	0000h							
36h	6Ch	0000h	Erase block region 3 information						
37h	6Eh	0080h	tase block region 3 information						
38h	70h	0000h							
39h	72h	001Eh							
3Ah	74h	0000h	Erase block region 4 information						
3Bh	76h	0000h							
3Ch	78h	0001h							

Primary Vendor-Specific Extended Query

Addresses	Addresses		
(Word Mode)	(Byte Mode)	Data	Description
40h	80h	0050h	
41h	82h	0052h	Query-unique ASCII string (PRI)
42h	84h	0049h	
43h	86h	0031h	Major version number, ASCII
44h	88h	0030h	Minor version number, ASCII
45h	8Ah	0000h	Address sensitive unlock, $0 = \text{required}$, $1 = \text{not required}$
46h	8Ch	0002h	Erase suspend, $0 = \text{not supported}$, $1 = \text{to read only}$, $2 = \text{to read and write}$
47h	8Eh	0001h	Sector protect, $0 = \text{not supported}$, $X = \text{number of sectors in per group}$
48h	90h	0001h	Sector temporary unprotect, $00 = \text{not supported}$, $01 = \text{supported}$
49h	92h	0004h	Sector protect/unprotect scheme
4Ah	94h	0000h	Simultaneous operation, 00 = not supported, 01 = supported
4Bh	96h	0000h	Burst mode type, $00 = \text{not supported}$, $01 = \text{supported}$
4Ch	98h	0000h	Page mode type, $00 = \text{not supported}$, $01 = 4 \text{ word page}$, $02 = 8 \text{ word page}$
·	·		



Status operations	
	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects
DATA polling (DQ7)	complement of data last written when read during the automated on-chip program algorithm (0
DATA poining (DQ1)	during erase algorithm); reflects true data when read after completion of an automated on-chip

program algorithm (1 after completion of erase agorithm).

Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for <1 µs during program mode writes, and <5 µs during erase (if all selected sectors are protected).

Exceeding time limit (DQ5) Indicates unsuccessful completion of program/erase operation (DQ5 = 1). DATA polling remains active. If DQ5 = 1 during chip erase, all or some sectors are defective; during byte programming or sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1.

Checks whether sector erase timer window is open. If DQ3 = 1, erase is in progress; no commands

Sector erase timer
(DQ3)

will be accepted. If DQ3 = 0, the device will accept sector erase commands. Check DQ3 before and after each Sector Erase command to verify that the command was accepted.

During sector erase, DQ2 toggles with OE or CE only during an attempt to read a sector being

erased. During chip erase, DQ2 toggles with \overline{OE} or \overline{CE} for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.

RY/BY indicates whether an automated on-chip algorithm is in progress (RY/BY = low) or

Ready/Busy

Ready

Write operation status

	Status	DQ7	DQ6	DQ5	DQ3	DQ2	RY/\overline{BY}
Standard mode	Auto programming	DQ 7	Toggle	0	N/A	No toggle	0
Standard inode	Program/erase in auto erase	0	Toggle	0	1	Toggle [†]	0
Erase suspend mode	Read erasing sector	1	No toggle	0	N/A	Toggle	1
	Read non-erasing sector	Data	Data	Data	Data	Data	1
	Program in erase suspend	DQ 7	Toggle	0	N/A	Toggle [†]	0
	Auto programming (byte)	DQ 7	Toggle	1	N/A	No toggle	1
Exceeded time limits	Program/erase in auto erase	0	Toggle	1	N/A	Toggle [†]	1
Executed time initial	Program in erase suspend (non-erase suspended sector)	DQ7	Toggle	1	N/A	No toggle	1

DQ2 toggles when an erase-suspended sector is read repeatedly. DQ6 toggles when any address is read repeatedly.


[†]DQ2 toggles when the read address applied points to a sector which is undergoing erase, suspended erase, or a failure to erase.

 $[\]ensuremath{\mathsf{DQ2}}=1$ if byte address being programmed is read during erase-suspend program mode.




Sector protect algorithm

Sector unprotect algorithm







Automated on-chip programming algorithm




Program command sequence ×16 mode (address/data):



Automated on-chip erase algorithm







[†] The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.




Programming using unlock bypass command




Unlock bypass command sequence x16 mode (address/data)



Unlock bypass program command sequence x16 mode (address/data)




Unlock bypass reset command sequence x16 mode (address/data)





DATA polling algorithm




[†] VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.

[‡] DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.



Toggle bit algorithm



 † DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.



DC electrical characteristics				$V_{CC} = 2.7$	-3.6V
Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ MAX}}$	-	±1	μΑ
A9 Input load current	I_{LIT}	$V_{CC} = V_{CC \text{ MAX}}, A9 = 10V$		35	μA
Output leakage current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ MAX}}$	-	±1	μΑ
Active current, read @ 5MHz	I_{CC1}	$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}}$	-	20	mA
Active current, program/erase	I_{CC2}	$CE = V_{IL}, OE = V_{IH}$	-	30	mA
Automatic sleep mode ¹	I_{CC3}	$\begin{split} \overline{CE} &= V_{IL}, \ \overline{OE} &= V_{IH}; \\ V_{IL} &= 0.3 V, \ V_{IH} &= V_{CC} - 0.3 V \end{split}$	-	5	μА
Standby current	I_{SB}	$\overline{\text{CE}} = V_{\text{CC}} - 0.3V$, $\overline{\text{RESET}} = V_{\text{CC}}3V$	-	5	μΑ
Deep power down current ³	I_{PD}	$\overline{\text{RESET}} = 0.3V$	-	5	μA
Input low voltage	V_{IL}		-0.5	0.8	V
Input high voltage	V_{IH}		$0.7 \times V_{CC}$	$V_{CC} + 0.3$	V
Output low voltage	V_{OL}	$I_{OL} = 4.0 \text{mA}, V_{CC} = V_{CC \text{ MIN}}$	-	0.45	V
Output high voltage	V_{OH}	I_{OH} = -2.0 mA, $V_{CC} = V_{CC MIN}$	$0.85 \times V_{CC}$	-	V
Low V _{CC} lock out voltage	V_{LKO}		1.5	-	V
Input HV select voltage	V_{ID}		9	11	V


 $^{1\} Automatic\ sleep\ mode\ enables\ the\ deep\ power\ down\ mode\ when\ addresses\ are\ stable\ for\ 150\ ns.\ Typical\ sleep\ mode\ current\ is\ 200\ nA.$



AC parameters — read cycle

JEDEC	Std		-70		-70 -80		-90		-120		
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t_{RC}	Read cycle time	70	-	80	-	90	-	120	-	ns
t_{AVQV}	t_{ACC}	Address to output delay	-	70	-	80	-	90	-	120	ns
t_{ELQV}	t_{CE}	Chip enable to output	ı	70	-	80	-	90	ı	120	ns
t_{GLQV}	t_{OE}	Output enable to output	ı	30	-	30	-	35	ı	50	ns
	t_{OES}	Output enable setup time	0	-	0	-	0	-	0	-	ns
$t_{\rm EHQZ}$	t_{DF}	Chip enable to output High Z	ı	25	-	25	-	30	ı	30	ns
t_{GHQZ}	t_{DF}	Output enable to output High Z	ı	25	-	25	-	30	ı	30	ns
t _{AXQX}	t _{OH}	Output hold time from addresses, first occurrence of $\overline{\text{CE}}$ or $\overline{\text{OE}}$	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Read	10	-	10	-	10	-	10	-	ns
	t _{OEH}	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	ns
t _{PHQV}	t _{RH}	RESET high to output delay	1	50	-	50	-	50	1	50	ns
	t_{READY}	RESET pin low to read mode	ı	10	-	10	-	10	ı	10	μs
	t _{RP}	RESET pulse	500	-	500	-	500	-	500	-	ns

Read waveform






AC parameters — write cycle

WE controlled

JEDEC	Std		-7	70	-8	30	-6	00	-1	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{WC}	Write cycle time	70	-	80	-	90	-	120	-	ns
t _{AVWL}	t_{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t _{WLAX}	t _{AH}	Address hold time	45	-	45	-	45	-	50	-	ns
t _{DVWH}	t_{DS}	Data setup time	35	-	35	-	45	-	50	-	ns
t _{WHDX}	t _{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
t _{GHWL}	t _{GHWL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t _{ELWL}	t_{CS}	CE setup time	0	-	0	-	0	-	0	-	ns
tWHEH	t _{CH}	CE hold time	0	-	0	-	0	-	0	-	ns
t _{WLWH}	t _{WP}	Write pulse width	35	-	35	-	35	-	50	-	ns
t _{WHWL}	t _{WPH}	Write pulse width high	30	-	30	-	30	-	30	-	ns

Write waveform WE controlled






AC parameters — write cycle 2

CE controlled

JEDEC	Std		-7	70	-8	30	-(90	-1	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{WC}	Write cycle time	70	-	80	-	90	-	120	-	ns
t _{AVEL}	t _{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t _{ELAX}	t _{AH}	Address hold time	45	-	45	-	45	-	50	-	ns
t _{DVEH}	t _{DS}	Data setup time	35	-	35	-	45	-	50	-	ns
t _{EHDX}	t _{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
t _{GHEL}	t _{GHEL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t _{WLEL}	t _{WS}	WE setup time	0	-	0	-	0	-	0	-	ns
t _{EHWH}	t _{WH}	WE hold time	0	-	0	-	0	-	0	-	ns
tELEH	t _{CP}	CE pulse width	35	-	35	-	35	-	50	-	ns
t _{EHEL}	t _{CPH}	CE pulse width high	30	-	30	-	30	-	30	-	ns

Write waveform 2 \overline{CE} controlled






AC parameters — temporary sector unprotect

JEDEC		-70/80/90/120					
Symbol	Std Symbol	Parameter	Min	Max	Unit		
	t _{VIDR}	V _{ID} rise and fall time	500	-	ns		
	t _{RSP}	RESET setup time for temporary sector unprotect	4	-	μs		

Temporary sector unprotect waveform




AC parameters — \overline{RESET}


-70/80/90/120

JEDEC Symbol	Std Symbol	Parameter	Min	Max	Unit
	t _{RP}	RESET pulse	500	-	ns
	t _{RH}	RESET High time before Read	50	-	ns
	t _{READY}	RESET Low to Read mode	-	20	μs

RESET waveform



Erase waveform ×16 mode






AC Parameters — READY/BUSY

-70/80/90/120


+	_	_	-	_	
	нΠ	n	Ю	Ι.	
J.		v	ы	$\overline{}$	

Symbol	Std Symbol	Parameter	Min	Max	Unit
-	t_{VCS}	V _{CC} setup time	50	-	μs
-	t _{RB}	Recovery time from RY/ \overline{BY}	0	-	ns
-	t _{BUSY}	Program/erase valid to RY/BY delay	90	-	ns


RY/BY waveform



DATA polling waveform



Toggle bit waveform







Word/byte configuration

-70/80/90/120 **JEDEC** Symbol Std Symbol Parameter Min Max Unit CE to BYTE switching Low or High 10 ns t_{ELFL}/t_{ELFH} _ 30 BYTE switching Low to output High-Z ns $t_{FLQZ} \\$ BYTE switching High to output Active 80 ns t_{FHQZ}


BYTE read waveform



BYTE write waveform




Sector protect/unprotect





AC test conditions



Test specifications for AC parameters

Test Condition	-70, -80	-90, -120	Unit		
Output Load	1 TTL gate				
Output Load Capacitance C_L (including jig capacitance)	30	100	pF		
Input Rise and Fall Times		5			
Input Pulse Levels	0.0-3.0 V		V		
Input timing measurement reference levels		.5	V		
Output timing measurement reference levels	1	1.5			

Erase and programming performance

			Limits		_
Parameter		Min	Typical	Max	Unit
Sector erase and verify-1 time (excludes 00h programming prior to erase)		-	1.0	15	sec
Dua duamaning time	Byte	-	10	300	μs
Programming time	Word	-	15	15	μs
Chip programming time		-	7.2	27	sec
Erase/program cycles ¹		-	100,000	-	cycles

¹ Erase/program cycle test is not verified on each shipped unit.

Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V_{SS} on A9, OE, and RESET pin	-1.0	+12.0	V
Input voltage with respect to $V_{\mbox{\footnotesize SS}}$ on all DQ, address, and control pins	-0.5	VCC+0.5	V
Current	-100	+100	mA

 $\overline{\text{Includes all pins except V}_{\text{CC}}. \text{ Test conditions: V}_{\text{CC}} = 3.0 \text{V, one pin at a time.}}$



Recommended operating conditions

Parameter	Symbol	Min	Max	Unit
Supply voltage	V_{cc}	+2.7	+3.6	V
Supply voltage	V_{SS}	0	0	V
T lu	V_{IH}	1.9	$V_{CC} + 0.3$	V
Input voltage	V_{II}	-0.5	0.8	V

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	V_{IN}	-0.5	V _{CC} + 0.5	V
Input voltage (A9 pin, OE, RESET)	V_{IN}	-0.5	+12.5	V
Power supply voltage	V_{CC}	-0.5	+4.0	V
Operating temperature	T_{OPR}	-55	+125	°C
Storage temperature (plastic)	T_{STG}	-65	+150	°C
Short circuit output current	I_{OUT}	-	150	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TSOP pin capacitance

Symbol	Parameter	Test setup	Тур	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C _{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

SO pin capacitance (availability TBD)

Symbol	Parameter	Test setup	Тур	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF


Data retention


Parameter	Temp. (°C)	Min	Unit
Minimum pattern data retention time	150°	10	years
willimum pattern data retention time	125°	20	years



Package dimensions:

Thin small outline package (TSOP-I)






	48-pin 12×20	
	Min	Max
A	_	1.27
A1	0.05	0.15
A2	0.95	1.05
b	0.17	0.27
С	0.15 nominal	
D	18.20	18.60
e	0.50 nominal	
E	11.90	12.10
Hd	19.80	20.20
L	0.50	0.70
α	0°	5°

Package dimensions:

Small Outline Plastic (SO) (availability TBD)



→ C	
	51
	0-10°
Ų ↓ l	

	44-pin SO		
	Min (mm)	Max (mm)	
A		3.1	
A1	0.05	-	
A2	2.5	2.9	
b	0.25	0.45	
c	0.09	0.25	
d	28.0	28.4	
e	12.4	12.8	
E	1.27 (typical)		
Не	16.05 (typical)		
l	0.73	1.3	

JEDEC MO - 175 AA

8/30/01; V.0.9.5

Alliance Semiconductor