



Data Sheet

December 2003

Features

Independent multiple channels of echo cancellation; from 4 channels of 64 ms to 2 channels of 128 ms with the ability to mix channels at 128 ms or 64 ms in any combination

 Independent Power Down mode for each group of 2 channels for power management

- Fully compliant to ITU-T G.165, G.168 (2000) and (2002) specifications
- Passed AT&T voice quality testing for carrier grade echo cancellers.
- Compatible to ST-BUS and GCI interfaces with 2 Mbps serial PCM data
- PCM coding, μ/A-Law ITU-T G.711 or sign magnitude
- Per channel Fax/Modem G.164 2100 Hz or G.165 2100 Hz phase reversal Tone Disable
- Per channel echo canceller parameters control
- · Transparent data transfer and mute
- · Fast reconvergence on echo path changes
- Fully programmable convergence speeds
- Patented Advanced Non-Linear Processor with high quality subjective performance

Ordering Information

ZL50233/QCC100-Pin LQFP ZL50233/GDC 208-Ball LBGA

-40°C to +85°C

- Protection against narrow band signal divergence and instability in high echo environments
- +9 dB to -12 dB level adjusters (3 dB steps) at all signal ports
- Offset nulling of all PCM channels
- 10 MHz or 20 MHz master clock operation
- 3.3 V I/O pads and 1.8 V Logic core operation with 5 V tolerant inputs
- IEEE-1149.1 (JTAG) Test Access Port
- ZL50232, ZL50233, ZL50234 and ZL50235 have same pinouts in both LQFP and LBGA packages

Applications

- · Voice over IP network gateways
- · Voice over ATM, Frame Relay
- T1/E1/J1 multichannel echo cancellation
- Wireless base stations




Figure 1 - ZL50233 Device Overview

- · Echo Canceller pools
- · DCME, satellite and multiplexer system

Description

The ZL50233 Voice Echo Canceller implements a cost effective solution for telephony voice-band echo cancellation conforming to ITU-T G.168 requirements. The ZL50233 architecture contains 2 groups of two echo cancellers (ECA and ECB) which can be configured to provide two channels of 64 milliseconds or one channel of 128 milliseconds echo cancellation. This provides 4 channels of 64 milliseconds to 2 channels of 128 milliseconds echo cancellation or any combination of the two configurations. The ZL50233 supports ITU-T G.165 and G.164 tone disable requirements.




Figure 2 - 100 Pin LQFP




Figure 3 - 208 Ball LBGA

Pin Description

DIN	PIN#		
PIN Name	208-Ball LBGA	100 PIN LQFP	Description
V _{SS}	A1, A3,A7,A11, A13, A15, A16, B2, B6, B8, B12, B14, B15, B16, C3, C5, C7, C9, C11, C12, C13, C14, C16, D4, D8, D10, D12, D13, E3, E4, E14, F13, G3, G4, G7, G8, G9, G10, H7, H8, H9, H10, H13, H14, J7, J8, J9, J10, K7, K8, K9, K10, K13, K14, L3, L4, M13, M14, M15, N3, N4, N5, N7, N9, N11, N13, P2, P3, P5, P7, P9,P11, P13, P14, R2, R14, R15, R16, T1, T3, T7, T10, T14, T16	5, 18, 32, 42, 56, 69, 81, 98	Ground.
V _{DD1}	A5, A9, B10, C4, C8, B4, C10, D3, D5, D7, D9, D11, D14, E13, F3, F4, F14, H3, H4, J13, J14, L13, L14, M3, M4, N6, N8, N10, N14, N15, P4, P6, P8, P10, P15, R4, R6, R8, R10, R12, T5, T12	27, 48, 77, 100	Positive Power Supply V _{DD1} . Nominally 3.3 V.
V _{DD2}	C6, D6, J3, J4, N12, P12, G13, G14	14, 37, 64, 91	Positive Power Supply V _{DD2} . Nominally 1.8 V.
IC0	E15, F15, A12, A10, A6, A2, B1, B3, C1, C2, D2, E2, J2, K2, R1	7, 41, 43, 65, 66, 67, 68, 70, 71, 72, 86, 87, 88, 93, 94	Internal Connection. These pins must be connected to V_{SS} for normal operation.
NC	A14, C15, D1, D15, E1, F1, G1, G15, H1, H15, J1, J15, K1, K15,L1,L15,F2,L2	24, 25, 26, 44, 45, 46, 47, 49, 51, 52, 53, 54, 55, 73, 74, 75, 76, 78, 79, 80, 82, 83, 84, 85, 89, 99, 50	No connection. These pins must be left open for normal operation.
ĪRQ	R9	9	Interrupt Request (Open Drain Output). This output goes low when an interrupt occurs in any channel. IRQ returns high when all the interrupts have been read from the Interrupt FIFO Register. A pull-up resistor (1 K typical) is required at this output.

Pin Description (continued)

D.M.	PIN#					
PIN Name	208-Ball LBGA	100 PIN LQFP	Description			
DS	R11	10	Data Strobe (Input). This active low input works in conjunction with CS to enable the read and write operations.			
cs	R13	11	Chip Select (Input). This active low input is used by a microprocessor to activate the microprocessor port.			
R/W	R5	12	Read/Write (Input). This input controls the direction of the data bus lines (D7-D0) during a microprocessor access.			
DTA	R7	13	Data Transfer Acknowledgment (Open Drain Output). This active low output indicates that a data bus transfer is completed. A pull-up resistor (1 K typical) is required at this output.			
D0D7	T2,T4,T6,T8,T9,T11, T13,T15	15, 16, 17, 19, 20, 21, 22, 23	Data Bus D0 - D7 (Bidirectional) . These pins form the 8 bit bidirectional data bus of the microprocessor port.			
A0A10	P16,N16,M16,L16,K16, J16,H16,G16,F16,E16, D16		Address A0 to A10 (Input). These inputs provide the A10 - A0 address lines to the internal registers.			
ODE	B13	57	Output Drive Enable (Input). This input pin is logically AND'd with the ODE bit-6 of the Main Control Register. When both ODE bit and ODE input pin are high, the Rout and Sout ST-BUS outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout ST-BUS outputs are high impedance.			
Sout	A8	58	Send PCM Signal Output (Output). Port 1 TDM data output streams. Sout pin outputs serial TDM data streams at 2.048 Mbps with 4 channels per stream.			
Rout	В9	59	Receive PCM Signal Output (Output). Port 2 TDM data output streams. Rout pin outputs serial TDM data streams at 2.048 Mbps with 4 channels per stream.			
Sin	B11	60	Send PCM Signal Input (Input). Port 2 TDM data input streams. Sin pin receives serial TDM data streams at 2.048 Mbps with 4 channels per stream.			
Rin	В7	61	Receive PCM Signal Input (Input). Port 1 TDM data input streams. Rin pin receives serial TDM data streams at 2.048 Mbps with 4 channels per stream.			
F0i	B5	62	Frame Pulse (Input). This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS or GCI interface specifications.			
C4i	A4	63	Serial Clock (Input). 4.096 MHz serial clock for shifting data in/out on the serial streams (Rin, Sin, Rout, Sout).			
MCLK	G2	90	Master Clock (Input). Nominal 10 MHz or 20 MHz Master Clock input. May be connected to an asynchronous (relative to frame signal) clock source.			

Pin Description (continued)

DIN	PIN#		
PIN Name	208-Ball LBGA	100 PIN LQFP	Description
Fsel	H2	92	Frequency select (Input). This input selects the Master Clock frequency operation. When Fsel pin is low, nominal 20 MHz Master Clock input must be applied. When Fsel pin is high, nominal 10 MHz Master Clock input must be applied.
PLLVss1 PLLVss2	K3	97, 95	PLL Ground. Must be connected to V _{SS}
PLLV _{DD}	K4	96	PLL Power Supply. Must be connected to V _{DD2} = 1.8 V
TMS	M2	1	Test Mode Select (3.3 V Input). JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.
TDI	M1	2	Test Serial Data In (3.3 V Input). JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.
TDO	N1	3	Test Serial Data Out (Output). JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.
TCK	P1	4	Test Clock (3.3 V Input). Provides the clock to the JTAG test logic.
TRST	N2	6	Test Reset (3.3 V Input). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up or held low, to ensure that the ZL50233 is in the normal functional mode. This pin is pulled by an internal pull-down when not driven.
RESET	R3	8	Device Reset (Schmitt Trigger Input). An active low resets the device and <u>puts the</u> ZL50233 into a low-power stand-by mode. When the RESET pin is returned to logic high and a clock is applied to the MCLK pin, the device will automatically execute initialization routines, which preset all the Main Control and Status Registers to their default power-up values.

1.0 Device Overview

The ZL50233 architecture contains 4 echo cancellers divided into 2 groups. Each group has two echo cancellers, Echo Canceller A and Echo Canceller B. Each group can be configured in Normal, Extended Delay or Back-to-Back configurations. In **Normal configuration**, a group of echo cancellers provides two channels of 64 ms echo cancellation, which run independently on different channels. In **Extended Delay** configuration, a group of echo cancellers achieves 128 ms of echo cancellation by cascading the two echo cancellers (A & B). In **Back-to-Back** configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel, providing full-duplex 64 ms echo cancellation.

Each echo canceller contains the following main elements (see Figure 4).

- · Adaptive Filter for estimating the echo channel
- Subtractor for cancelling the echo
- Double-Talk detector for disabling the filter adaptation during periods of double-talk
- Path Change detector for fast reconvergence on major echo path changes
- Instability Detector to combat instability in very low ERL environments
- Patented Advanced Non-Linear Processor for suppression of residual echo, with comfort noise injection
- · Disable Tone Detectors for detecting valid disable tones at send and receive path inputs
- · Narrow-Band Detector for preventing Adaptive Filter divergence from narrow-band signals
- Offset Null filters for removing the DC component in PCM channels
- +9 to -12 dB level adjusters at all signal ports
- · Parallel controller interface compatible with Motorola microcontrollers
- PCM encoder/decoder compatible with μ/A-Law ITU-T G.711 or Sign-Magnitude coding

Each echo canceller in the ZL50233 has four functional states: *Mute, Bypass, Disable Adaptation* and *Enable Adaptation*. These are explained in the section entitled Echo Canceller Functional States.




Figure 4 - Functional Block Diagram

1.1 Adaptive Filter

The adaptive filter adapts to the echo path and generates an estimate of the echo signal. This echo estimate is then subtracted from Sin. For each group of echo cancellers, the adaptive filter is a 1024 tap FIR adaptive filter which is divided into two sections. Each section contains 512 taps providing 64 ms of echo estimation. In **Normal configuration**, the first section is dedicated to channel A and the second section to channel B. In **Extended Delay configuration**, both sections are cascaded to provide 128 ms of echo estimation in channel A. In **Back-to Back configuration**, the first section is used in the receive direction and the second section is used in the transmit direction for the same channel.

1.2 Double-Talk Detector

Double-Talk is defined as those periods of time when signal energy is present in both directions simultaneously. When this happens, it is necessary to disable the filter adaptation to prevent divergence of the Adaptive Filter coefficients. Note that when double-talk is detected, the adaptation process is halted but the echo canceller continues to cancel echo using the previous converged echo profile. A double-talk condition exists whenever the relative signal levels of Rin (Lrin) and Sin (Lsin) meet the following condition:

$$Lsin > Lrin + 20log_{10}(DTDT)$$

where DTDT is the Double-Talk Detection Threshold. Lsin and Lrin are signal levels expressed in dBm0.

A different method is used when it is uncertain whether Sin consists of a low level double-talk signal or an echo return. During these periods, the adaptation process is slowed down but it is not halted. The slow convergence speed is set using the Slow sub-register in Control Register 4. During slow convergence, the adaptation speed is reduced by a factor of 2^{Slow} relative to normal convergence for non-zero values of Slow. If Slow equals zero, adaptation is halted completely.

In the G.168 standard, the echo return loss is expected to be at least 6 dB. This implies that the Double-Talk Detector Threshold (DTDT) should be set to 0.5 (-6 dB). However, in order to achieve additional guardband, the DTDT is set internally to 0.5625 (-5 dB).

In some applications the return loss can be higher or lower than 6 dB. The ZL50233 allows the user to change the detection threshold to suit each application's need. This threshold can be set by writing the desired threshold value into the DTDT register.

The DTDT register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$DTDT_{(hex)} = hex(DTDT_{(dec)} * 32768)$$

where $0 < DTDT_{(dec)} < 1$

Example: For DTDT = 0.5625 (-5 dB), the

hexadecimal value becomes

 $hex(0.5625 * 32768) = 4800_{hex}$

1.3 Path Change Detector

Integrated into the ZL50233 is a Path Change Detector. This permits fast reconvergence when a major change occurs in the echo channel. Subtle changes in the echo channel are also tracked automatically once convergence is achieved, but at a much slower speed.

The Path Change Detector is activated by setting the PathDet bit in Control Register 3 to "1". An optional path clearing feature can be enabled by setting the PathClr bit in Control Register 3 to "1". With path clearing turned on, the existing echo channel estimate will also be cleared (i.e. the adaptive filter will be filled with zeroes) upon detection of a major path change.

1.4 Non-Linear Processor (NLP)

After echo cancellation, there is always a small amount of residual echo which may still be audible. The ZL50233 uses **Zarlink's patented Advanced NLP** to remove residual echo signals which have a level lower than the Adaptive Suppression Threshold (TSUP in G.168). This threshold depends upon the level of the Rin (Lrin) reference signal as well as the programmed value of the Non-Linear Processor Threshold register (NLPTHR). TSUP can be calculated by the following equation:

$$TSUP = Lrin + 20log_{10}(NLPTHR)$$

where NLPTHR is the Non-Linear Processor Threshold register value and Lrin is the relative power level expressed in dBm0. The NLPTHR register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$NLPTHR_{(hex)} = hex(NLPTHR_{(dec)} * 32768)$$

where $0 < NLPTHR_{(dec)} < 1$

When the level of residual error signal falls below TSUP, the NLP is activated further attenuating the residual signal by an additional 30 dB. To prevent a perceived decrease in background noise due to the activation of the NLP, a spectrally-shaped comfort noise, equivalent in power level to the background noise, is injected. This keeps the perceived noise level constant. Consequently, the user does not hear the activation and de-activation of the NLP.

The NLP processor can be disabled by setting the NLPDis bit to "1" in Control Register 2.

The comfort noise injector can be disabled by setting the INJDis bit to "1" in Control Register 1. It should be noted that the NLPTHR is valid and the comfort noise injection is active only when the NLP is enabled.

The patented Advanced NLP provides a number of new and improved features over the original NLP found in previous generation devices. Differences between the Advanced NLP and the original NLP are summarized in Table 1.

Feature	Register or Bit(s)	Advanced NLP Default Value	Original NLP Default Value
NLP Selection	NLPSel (Control Register 3)	1	0 (feature not supported)
Reject uncanceled echo as noise	NLRun1 (Control Register 3)	1	0 (feature not supported)
Reject double-talk as noise	NLRun2 (Control Register 3)	1	0 (feature not supported)
Noise level estimator ramping scheme	InjCtrl (Control Register 3)	1	0 (feature not supported)
Noise level ramping rate	NLInc (Noise Control)	5(hex)	C(hex)
Noise level scaling	Noise Scaling	16(hex)	74(hex)

Table 1 - Comparison of NLP Types

The NLPSel bit in Control Register 3 selects which NLP is used. A "1" will select the Advanced NLP, "0" selects the original NLP. (See page 24 for Control Register 3 bit description)

The Advanced NLP uses a new noise ramping scheme to quickly and more accurately estimate the background noise level. The noise ramping method of the original NLP can also be used. The InjCtrl bit in Control Register 3 selects the ramping scheme.

The NLInc sub-register in Noise Control is used to set the ramping speed. When InjCtrl = 1 (such as with the Advanced NLP), a lower value will give faster ramping. When InjCtrl = 0 (such as with the original NLP), a higher value will give faster ramping. NLInc is a 4-bit value, so only values from 0 to F(hex) are valid.

The Noise Scaling register can be used to adjust the relative volume of the comfort noise. Lowering this value will scale the injected noise level down, conversely, raising the value will scale the comfort noise up. Due to differences in the noise estimator operation, the Advanced NLP requires a different scaling value than the original NLP.

IMPORTANT NOTE: NLInc and the Noise Scaling register have been pre-programmed with G.168 compliant values. Changing these values may result in undesirable comfort noise performance!

The Advanced NLP also contains safeguards to prevent double-talk and uncancelled echo from being mistaken for background noise. These features were not present in the original NLP. They can be disabled by setting the NLRun1 and NLRun2 bits in Control Register 3 to "0".

1.5 Disable Tone Detector

The G.165 recommendation defines the disable tone as having the following characteristics: 2100 Hz ($\pm 21 \text{ Hz}$) sine wave, a power level between -6 to -31 dBm0, and a phase reversal of 180 degrees (\pm 25 degrees) every 450 ms (± 25 ms). If the disable tone is present for a minimum of one second with at least one phase reversal, the Tone Detector will trigger.

The G.164 recommendation defines the disable tone as a 2100 Hz (\pm 21 Hz) sine wave with a power level between 0 to -31 dBm0. If the disable tone is present for a minimum of 400 ms, with or without phase reversal, the Tone Detector will trigger.

The ZL50233 has two Tone Detectors per channels (for a total of 8) in order to monitor the occurrence of a valid disable tone on both Rin and Sin. Upon detection of a disable tone, TD bit of the Status Register will indicate logic high and an interrupt is generated (i.e. IRQ pin low). Refer to Figure 5 and to the **Interrupts** section.




Figure 5 - Disable Tone Detection

Once a Tone Detector has been triggered, there is no longer a need for a valid disable tone (G.164 or G.165) to maintain Tone Detector status (i.e. TD bit high). The Tone Detector status will only release (i.e. TD bit low) if the signals Rin and Sin fall below -30 dBm0, in the frequency range of 390 Hz to 700 Hz, and below -34 dBm0, in the frequency range of 700 Hz to 3400 Hz, for at least 400 ms. Whenever a Tone Detector releases, an interrupt is generated (i.e. IRQ pin low).

The selection between G.165 and G.164 tone disable is controlled by the PHDis bit in Control Register 2 on a per channel basis. When the PHDis bit is set to "1", G.164 tone disable requirements are selected.

In response to a valid disable tone, the echo canceller must be switched from the Enable Adaptation state to the Bypass state. This can be done in two ways, automatically or externally. In automatic mode, the Tone Detectors internally control the switching between Enable Adaptation and Bypass states. The automatic mode is activated by setting the AutoTD bit in Control Register 2 to high. In external mode, an external controller is needed to service the interrupts and poll the TD bits in the Status Registers. Following the detection of a disable tone (TD bit high) on a given channel, the external controller must switch the echo canceller from Enable Adaptation to Bypass state.

1.6 Instability Detector

In systems with very low echo channel return loss (ERL), there may be enough feedback in the loop to cause stability problems in the adaptive filter. This instability can result in variable pitched ringing or oscillation. Should this ringing occur, the Instability Detector will activate and suppress the oscillations.

The Instability Detector is activated by setting the RingClr bit in Control Register 3 to "1".

1.7 Narrow Band Signal Detector (NBSD)

Single or dual frequency tones (i.e. DTMF tones) present in the receive input (Rin) of the echo canceller for a prolonged period of time may cause the Adaptive Filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this by detecting single or dual tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, adaptation is halted but the echo canceller continues to cancel echo.

The NBSD will be active regardless of the Echo Canceller functional state. However the NBSD can be disabled by setting the NBDis bit to "1" in Control Register 2.

1.8 Offset Null Filter

Adaptive filters in general do not operate properly when a DC offset is present at any input. To remove the DC component, the ZL50233 incorporates Offset Null filters in both Rin and Sin inputs.

The offset null filters can be disabled by setting the HPFDis bit to "1" in Control Register 2.

1.9 Adjustable Level Pads

The ZL50233 provides adjustable level pads at Rin, Rout, Sin and Sout. This setup allows signal strength to be adjusted both inside and outside the echo path. Each signal level may be independently scaled with anywhere from +9 dB to -12 dB level, in 3 dB steps. Level values are set using the Gains register.

CAUTION: Gain adjustment can help interface the ZL50233 to a particular system in order to provide optimum echo cancellation, but it can also degrade performance if not done carefully. Excessive loss may cause low signal levels and slow convergence. Exercise great care when adjusting these values. Also, due to internal signal routings in Back to Back mode, it is not recommended that gain adjustments be used on Rin or Sout in this mode.

The -12 dB PAD bit in Control Register 1 is still supported as a legacy feature. Setting this bit will provide 12 dB of attenuation at Rin, and override the values in the Gains register.

1.10 ITU-T G.168 Compliance

The ZL50233 has been certified G.168 (1997), (2000) and (2002) compliant in all 64 ms cancellation modes (i.e. Normal and Back-to-Back configurations) by in-house testing with the DSPG ECT-1 echo canceller tester.

The ZL50233 has also been tested for G.168 compliance and all voice quality tests at AT&T Labs. The ZL50233 was classified as "carrier grade" echo canceller.

2.0 Device Configuration

The ZL50233 architecture contains 4 echo cancellers divided into 2 groups. Each group has two echo cancellers which can be individually controlled (Echo Canceller A (ECA) and Echo Canceller B (ECB)). They can be set in three distinct configurations: **Normal, Back-to-Back,** and **Extended Delay**. See Figures 6, 7, and 8.

2.1 Normal Configuration

In Normal configuration, the two echo cancellers (Echo Canceller A and B) are positioned in parallel, as shown in Figure 6, providing 64 milliseconds of echo cancellation in two channels simultaneously.




Figure 6 - Normal Device Configuration (64 ms)

2.2 Back-to-Back Configuration

In Back-to-Back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel providing full-duplex 64 ms echo cancellation. See Figure 7. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains zero code. Back-to-Back configuration allows a no-glue interface for applications where bidirectional echo cancellation is required.




Figure 7 - Back-to-Back Device Configuration (64 ms)

Back-to-Back configuration is selected by writing a "1" into the BBM bit of Control Register 1 for **both** Echo Canceller A and Echo Canceller B for a given group of echo canceller. Table 4 shows the 2 groups of 2 cancellers that can be configured into Back-to-Back.

Examples of Back-to-Back configuration include positioning one group of echo cancellers between a codec and a transmission device or between two codecs for echo control on analog trunks.

2.3 Extended Delay Configuration

In this configuration, the two echo cancellers from the same group are internally cascaded into one 128 milliseconds echo canceller. See Figure 8. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains quiet code.




Figure 8 - Extended Delay Configuration (128 ms)

Extended Delay configuration is selected by writing a "1" into the ExtDI bit in Echo Canceller A, Control Register 1. For a given group, only Echo Canceller A, Control Register 1, has the ExtDI bit. For Echo Canceller B Control Register 1, Bit 0 must always be set to zero.

Table 4 shows the 2 groups of 2 cancellers that can each be configured into 64 ms or 128 ms echo tail capacity.

3.0 Echo Canceller Functional States

Each echo canceller has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation.

3.1 Mute

In Normal and in Extended Delay configurations, writing a "1" into the MuteR bit replaces Rin with quiet code which is applied to both the Adaptive Filter and Rout. Writing a "1" into the MuteS bit replaces the Sout PCM data with quiet code.

	LINEAR	SIGN/	CCITT (G.711)		
	16 bits 2's complement	MAGNITUDE μ-Law A-Law	μ -Law	A-Law	
+Zero (quiet code)	0000 _{hex}	80 _{hex}	FF _{hex}	D5 _{hex}	

Table 2 - Quiet PCM Code Assignment

In Back-to-Back configuration, writing a "1" into the MuteR bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Rout. Writing a "1" into the MuteS bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Sout.

In Extended Delay and in Back-to-Back configurations, MuteR and MuteS bits of Echo Canceller B must always be "0". Refer to Figure 4 and to Control Register 2 for bit description.

3.2 Bypass

The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout. When Bypass state is selected, the Adaptive Filter coefficients are reset to zero. Bypass state must be selected for at least one frame (125 μ s) in order to properly clear the filter.

3.3 Disable Adaptation

When the Disable Adaptation state is selected, the Adaptive Filter coefficients are frozen at their current value. The adaptation process is halted, however, the echo canceller continues to cancel echo.

3.4 Enable Adaptation

In Enable Adaptation state, the Adaptive Filter coefficients are continually updated. This allows the echo canceller to model the echo return path characteristics in order to cancel echo. This is the normal operating state.

The echo canceller functions are selected in Control Register 1 and Control Register 2 through four control bits: MuteS, MuteR, Bypass and AdaptDis. Refer to the Registers Description for details.

4.0 ZL50233 Throughput Delay

The throughput delay of the ZL50233 varies according to the device configuration. For all device configurations, Rin to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and Sin to Sout paths have a delay of two frames.

5.0 Serial PCM I/O channels

There are two sets of TDM I/O streams, each with channels numbered from 0 to 31. One set of input streams is for Receive (Rin) channels, and the other set of input streams is for Send (Sin) channels. Likewise, one set of output streams is for Rout PCM channels, and the other set is for Sout channels. See Figure 9 for channel allocation.

The arrangement and connection of PCM channels to each echo canceller is a 2 port I/O configuration for each set of PCM Send and Receive channels, as illustrated in Figure 9.

5.1 Serial Data Interface Timing

The ZL50233 provides ST-BUS and GCI interface timing. The Serial Interface clock frequency, $\overline{C4i}$, is 4.096 MHz. The input and output data rate of the ST-BUS and GCI bus is 2.048 Mbps.

The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The ZL50233 automatically detects the presence of <u>an input</u> frame pulse and identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling edge of the C4i clock marks a bit boundary, and the data is clocked in on the rising edge of C4i, three quarters of the way into the bit cell (See Figure 13). In GCI format, every second rising edge of the C4i clock marks the bit boundary, and data is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 14).




Figure 9 - ST-BUS and GCI Interface Channel Assignment for 2 Mbps Data Streams

Ba Addre		Echo Canceller A		Base Address +		Echo Canceller B
MS Byte	LS Byte			MS Byte	LS Byte	
-	00h	Control Reg 1		-	20h	Control Reg 1
-	01h	Control Reg 2	1	-	21h	Control Reg 2
-	02h	Status Reg	1	-	22h	Status Reg
-	03h	Reserved	1	-	23h	Reserved
-	04h	Flat Delay Reg	1	-	24h	Flat Delay Reg
-	05h	Reserved	1	-	25h	Reserved
-	06h	Decay Step Size Reg	•	-	26h	Decay Step Size Reg
-	07h	Decay Step Number	•	-	27h	Decay Step Number
-	08h	Control Reg 3	•	-	28h	Control Reg 3
-	09h	Control Reg 4	•	-	29h	Control Reg 4
-	0Ah	Noise Scaling	•	-	2Ah	Noise Scaling
-	0Bh	Noise Control		-	2Bh	Noise Control
0Dh	0Ch	Rin Peak Detect Reg		2Dh	2Ch	Rin Peak Detect Reg
0Fh	0Eh	Sin Peak Detect Reg	•	2Fh	2Eh	Sin Peak Detect Reg
11h	10h	Error Peak Detect Reg		31h	30h	Error Peak Detect Reg
13h	12h	Reserved		33h	32h	Reserved
15h	14h	DTDT Reg	•	35h	34h	DTDT Reg
17h	16h	Reserved	•	37h	36h	Reserved
19h	18h	NLPTHR		39h	38h	NLPTHR
1Bh	1Ah	Step Size, MU] '	3Bh	3Ah	Step Size, MU
1Dh	1Ch	Gains	1	3Dh	3Ch	Gains
1Fh	1Eh	Reserved		3Fh	3Eh	Reserved

Table 3 - Memory Mapping of Per Channel Control and Status Registers

6.0 Memory Mapped Control and Status registers

Internal memory and registers are memory mapped into the address space of the HOST interface. The internal dual ported memory is mapped into segments on a "per channel" basis to monitor and control each individual echo canceller and associated PCM channels. For example, in **Normal configuration**, echo canceller #3 makes use of Echo Canceller B from group 2. It occupies the internal address space from 060_{hex} to $07F_{\text{hex}}$ and interfaces to PCM channel #3 on all serial PCM I/O streams.

As illustrated in Table 3, the "per channel" registers provide independent control and status bits for each echo canceller. Figure 10 shows the memory map of the control/status register blocks for all echo cancellers.

When **Extended Delay** or **Back-to-Back** configuration is selected, Control Register 1 of ECA and ECB and Control Register 2 of the selected group of echo cancellers require special care. Refer to the Register description section.

Table 4 is a list of the channels used for the 16 groups of echo cancellers when they are configured as **Extended Delay** or **Back-to-Back**.

6.1 Normal Configuration

For a given group (group 0 to 1), 2 PCM I/O channels are used. For example, group 1 Echo Cancellers A and B, channels 2 and 3 are active.

Group	Channels
0	0, 1
1	2, 3

Table 4 - Group and Channel allocation

6.2 Extended Delay Configuration

For a given group (group 0 or 1), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 0, Echo Canceller A (Channel 0) will be active and Echo Canceller B (Channel 1) will carry quiet code.

6.3 Back-to-Back Configuration

For a given group (group 0 or 1), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 1, Echo Canceller A (Channel 2) will be active and Echo Canceller B (Channel 3) will carry quiet code.




Figure 10 - Memory Mapping

6.4 Power Up Sequence

On power up, the RESET pin must be held low for 100 µs. Forcing the RESET pin low will put the ZL50233 in power down state. In this state, all internal clocks are halted, D<7:0>, Sout, Rout, DTA and IRQ pins are tristated. The 8 Main Control Registers, the Interrupt FIFO Register and the Test Register are reset to zero.

When the $\overline{\text{RESET}}$ pin returns to logic high and a valid MCLK is applied, the user must wait 500 μ s for the PLL to lock. $\overline{\text{C4i}}$ and $\overline{\text{F0i}}$ can be active during this period. At this point, the echo canceller must have the internal registers reset to an initial state. This is accomplished by one of two methods. The user can either issue a second hardware reset or perform a software reset. A second hardware reset is performed by driving the $\overline{\text{RESET}}$ pin low for at least 500ns and no more than 1500ns before being released. A software reset is accomplished by programming a "1" to each of the PWUP bits in the Main Control Registers, waiting 250 μ s (2 frames) and then programming a "0" to each of the PWUP bits.

The user must then wait 500 μ s for the PLL to relock. Once the PLL has locked, the user can power up the 16 groups of echo cancellers individually by writing a "1" into the PWUP bit in Main Control Register of each echo canceller group.

For each group of echo cancellers, when the PWUP bit toggles from zero to one, echo cancellers A and B execute their initialization routine. The initialization routine sets their registers, Base Address+ 00_{hex} to Base Address+ $3F_{hex}$, to the default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly.

Once the initialization routine is executed, the user can set the per channel Control Registers, Base Address+00_{hex} to Base Address+3F_{hex}, for the specific application.




Figure 11 - Power Up Sequence Flow Diagram

6.5 Power management

Each group of echo cancellers can be placed in Power Down mode by writing a "0" into the PWUP bit in their respective Main Control Register. When a given group is in Power Down mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. Refer to the Main Control Register section for description.

The typical power consumption can be calculated with the following equation:

$$P_C = 9 * Nb_of_groups + 3.6$$
, in mW

where $0 \le Nb$ of groups ≤ 2 .

6.6 Call Initialization

To ensure fast initial convergence on a new call, it is important to clear the Adaptive Filter. This is done by putting the echo canceller in bypass mode for at least one frame (125 μ s) and then enabling adaptation.

Since the Narrow Band Detector is "ON" regardless of the functional state of Echo Canceller it is recommended that the Echo cancellers are reset before any call progress tones are applied.

6.7 Interrupts

The ZL50233 provides an interrupt pin (IRQ) to indicate to the HOST processor when a G.164 or G.165 Tone Disable is detected and released.

Although the ZL50233 may be configured to react automatically to tone disable status on any input PCM voice channels, the user may want for the external HOST processor to respond to Tone Disable information in an appropriate application-specific manner.

Each echo canceller will generate an interrupt when a Tone Disable occurs and will generate another interrupt when a Tone Disable releases.

Upon receiving an $\overline{\mbox{IRQ}}$, the HOST CPU should read the Interrupt FIFO Register. This register is a FIFO memory containing the channel number of the echo canceller that has generated the interrupt.

All pending interrupts from any of the echo cancellers and their associated input channel number are stored in this FIFO memory. The \overline{IRQ} always returns high after a read access to the Interrupt FIFO Register. The \overline{IRQ} pin will toggle low for each pending interrupt.

After the HOST CPU has received the channel number of the interrupt source, the corresponding per channel Status Register can be read from internal memory to determine the cause of the interrupt (see Table 3 for address mapping of Status register). The TD bit indicates the presence of a Tone Disable.

The MIRQ bit 5 in the Main Control Register 0 masks interrupts from the ZL50233. To provide more flexibility, the MTDBI (bit-4) and MTDAI (bit-3) bits in the Main Control Register<3:0> allow Tone Disable to be masked or unmasked from generating an interrupt on a per channel basis. Refer to the Registers Description section.

7.0 JTAG Support

The ZL50233 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the Boundary Scan circuitry is controlled by an Test Access Port (TAP) controller. JTAG inputs are **3.3 Volts** compliant only.

7.1 Test Access Port (TAP)

The TAP provides access to many test functions of the ZL50233. It consists of four input pins and one output pin. The following pins are found on the TAP.

- Test Clock Input (TCK)
 - The TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrent with the operation of the device and without interfering with the on-chip logic.
- Test Mode Select Input (TMS)
 The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to V_{DD1} when it is not driven from an external source.
- Test Data Input (TDI)
 Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to V_{DD1} when it is not driven from an external source.
- Test Data Output (TDO)
 Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data from the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the Boundary Scan cells, the TDO driver is set to a high impedance state.

Test Reset (TRST)
 This pin is used to reset the JTAG scan structure. This pin is internally pulled to V_{SS}.

7.2 Instruction Register

In accordance with the IEEE 1149.1 standard, the ZL50233 uses public instructions. The JTAG Interface contains a 3-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that will operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

7.3 Test Data Registers

As specified in IEEE 1149.1, the ZL50233 JTAG Interface contains three test data registers:

- Boundary-Scan register
 The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL50233 core logic.
- Bypass Register
 The Bypass register is a single stage shift register that provides a one-bit path from TDI to TDO.
- Device Identification register
 The Device Identification register provides access to the following encoded information: device version number, part number and manufacturer's name.

8.0 Register Description

	Echo Canceller A (ECA): Control Register 1								
	Power-u	up 00 _{hex}		R/W	R/W Address: 00 _{hex} + Base Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Reset	INJDis	BBM	PAD	Bypass	AdpDis	0	ExtDI		
		Funct	onal Descrip	tion of Regist	er Bits				
Reset	•	he power-up in ne Adaptive Fil			presets all reg	ister bits inclu	ding this bit		
INJDis	When high, t	he noise inject	ion process is	disabled. Whe	n low noise inj	ection is enab	oled.		
BBM	enabled. Not set both BBI	te: Do not enal	ole Extended-[o echo cancel	Delay and BBM	When low, the None of the None	s at the same	time. Always		
PAD	When high, 1 register conti	12 dB of attenurols the signal	ation is inserte levels.	ed into the Rin	to Rout path. \	When low, the	Gains		
Bypass	coefficients a	are set to zero	and the filter a		is by-passed to opped. When lo hm.				
AdpDis	•	When high, echo canceller adaptation is disabled. The Voice Processor cancels echo. When low, the echo canceller dynamically adapts to the echo path characteristics.							
0	Bits marked	as "1" or "0" ar	e reserved bits	s and should be	e written as ind	licated.			
ExtDl					are internally he same group				

Echo Canceller B (ECB): Control Register 1								
Power-up 02 _{hex}			R/W	R/W Address: 20 _{hex} + Base Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reset	INJDis	BBM	PAD	Bypass	AdpDis	1	0	
		Functi	onal Descript	ion of Registe	er Bits			
Reset	J ,	he power-up in ne Adaptive Fil			n presets all re	gister bits incl	uding this bit	
INJDis	When high, t	he noise inject	ion process is	disabled. Whe	en low, noise ir	njection is enal	bled.	
BBM	enabled. Not set both BBI	the Back to Ba te: Do not enat M bits of the two p avoid conflict	ole Extended-D o echo cancel	elay and BBM	I configuration	s at the same	time. Always	
PAD		12 dB of attenເ rols the signal		ed into the Rin	to Rout path.	When low, the	Gains	
Bypass	coefficients a	Sin data is by-pare set to zero ut is a function	and the filter a	daptation is st	opped. When I			
AdpDis		echo canceller ne echo cancel					0.	
1	Bits marked	as "1" or "0" ar	e reserved bits	and should b	e written as in	dicated.		
0	Control Regi	ster 1 (Echo C	anceller B) Bit	0 is a reserve	d bit and shou	ld be written "()".	

Power-up 00 _{hex}			ECA: Contro	R/W Address: 01 _{hex} + Base Address			
			ECB: Contro	R/W Address: 21 _{hex} + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TDis	PHDis	NLPDis	AutoTD	NBDis	HPFDis	MuteS	MuteR
		Funct	onal Descript	ion of Registe	er Bits		
TDis	TDis When high, tone detection is disabled. When low, tone detection is enabled. When both Echo Cancellers A and B TDis bits are high, Tone Disable processors are disabled entirely and are put into Power Down mode.						
PHDis	When high, the tone detectors will trigger upon the presence of a 2100 Hz tone regardless of the presence/absence of periodic phase reversals. When low, the tone detectors will trigger only upon the presence of a 2100 Hz tone with periodic phase reversals.						
NLPDis	When high, t normally. Use	he non-linear peful for G.165 c	orocessor is dis conformance te	sabled. When lesting.	ow, the non-lin	near processor	s function
AutoTD	When high, the echo canceller puts itself in Bypass mode when the tone detectors detect the presence of 2100 Hz tone. See PHDis for qualification of 2100 Hz tones. When low, the echo canceller algorithm will remain operational regardless of the state of the 2100 Hz tone detectors.						
NBDis	When high, t	he narrow-ban	d detector is d	isabled. When	low, the narro	w-band detector	or is enabled.
HPFDis				ers are bypass remove DC of			When low,
MuteS	When high, o	lata on Sout is	muted to quie	t code. When I	ow, Sout carri	es active code	•
MuteR	When high, o	lata on Rout is	muted to quie	t code. When I	ow, Rout carri	es active code	

Note: In order to correctly write to Control Register 1 and 2 of ECB, it is necessary to write the data twice to the register, one immediately after another. The two writes must be separated by at least 350 ns and no more than 20 us.

Power-up 00 _{hex}			ECA: Statu	Read Address: 02 _{hex} + Base Address					
			ECB: Statu	Read Address: 22 _{hex} + Base Address					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Reserve	TD	DTDet	Reserve	Reserve	Reserve	TDG	NB		
		Funct	ional Descript	tion of Regist	er Bits				
Reserve	Reserved bit	Reserved bit							
TD	Logic high in	Logic high indicates the presence of a 2100Hz tone							
DTDet	Logic high in	dicates the pre	esence of a do	uble-talk condi	tion				
Reserve	Reserved bit								
Reserve	Reserved bit								
Reserve	Reserved bit								
TDG	Tone detection	on status bit ga	ated with the A	utoTD bit. (Co	ntrol Register 2	2)			
	0 0	high indicates that AutoTD has been enabled and the tone detector has detected the ce of a 2100Hz tone.							
NB			esence of a na	rrow-band sign	nal on Rin				

Power-up		E	CA: Flat Dela		ddress: se Address		
00 _{hex}			CB: Flat Dela	y Register (FI	R/W Address: 24 _{hex} + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0

	er-up	ECA: I	Decay Step No	er (NS)	R/W Ac 07 _{hex} + Bas	ddress: se Address	
00	hex	ECB: I	Decay Step No	umber Regist	er (NS)	R/W Ac 27 _{hex} + Bas	ddress: se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NS7	NS6	NS5	NS4	NS3	NS2	NS1	NS0

	er-up	ECA: Dec	cay Step Size	Control Regis	ster (SSC)		ddress: se Address
04	hex	ECB: Dec	ay Step Size	Control Regis	ster (SSC)		ddress: se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	SSC2	SSC1	SSC0

Note: Bits marked with "0" are reserved bits and should be written "0"




Figure 12 - The MU Profile

9.0 Functional Description of Register Bits

The Exponential Decay registers (Decay Step Number and Decay Step Size) and Flat Delay register allow the LMS adaptation step-size (MU) to be programmed over the length of the FIR filter. A programmable MU profile allows the performance of the echo canceller to be optimized for specific applications. For example, if the characteristic of the echo response is known to have a flat delay of several milliseconds and a roughly exponential decay of the echo impulse response, then the MU profile can be programmed to approximate this expected impulse response thereby improving the convergence characteristics of the Adaptive Filter. Note that in the following register descriptions, one tap is equivalent to $125 \mu s$ ($64 \mu s$) ms/512 taps).

- FD₇₋₀ **Flat Delay**: This register defines the flat delay of the MU profile, (i.e., where the MU value is 2^{-16}). The delay is defined as FD₇₋₀ x 8 taps. For example; If FD₇₋₀ = 5, then MU= 2^{-16} for the first 40 taps of the echo canceller FIR filter. The valid range of FD₇₋₀ is: $0 \le \text{FD}_{7-0} \le 64$ in normal mode and $0 \le \text{FD}_{7-0} \le 128$ in extended-delay mode. The default value of FD₇₋₀ is zero.
- SSC₂₋₀ **Decay Step Size Control**: This register controls the step size (SS) to be used during the exponential decay of MU. The decay rate is defined as a decrease of MU by a factor of 2 every SS taps of the FIR filter, where SS = $4 \times 2^{SSC_{2-0}}$. For example; If SSC₂₋₀ = 4, then MU is reduced by a factor of 2 every 64 taps of the FIR filter. The default value of SSC₂₋₀ is 04_{hex} .
- NS₇₋₀ **Decay Step Number**: This register defines the number of steps to be used for the decay of MU where each step has a period of SS taps (see SSC_{2-0}). The start of the exponential decay is defined as: Filter Length (512 or 1024) [Decay Step Number (NS₇₋₀) x Step Size (SS)] where SS = 4 x2^{SSC₂₋₀}. For example; If NS₇₋₀=4 and SSC₂₋₀=4, then the exponential decay start value is 512 [NS₇₋₀ x SS] = 512 [4 x (4x2⁴)] = 256 taps for a filter length of 512 taps.

	er-up		ECA: Contro	ol Register 3			ddress: se Address
FB	hex		ECB: Control Register 3 R/W Address: 28 _{hex} + Base Addre				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NLRun2	InjCtrl	NLRun1	RingClr	Reserve	PathClr	PathDet	NLPSel
		Funct	onal Descript	ion of Registe	er Bits		
NLRun2	O .			ator actively rej r makes no su		lk as being ba	ckground
InjCtrl	Selects which	Selects which noise ramping scheme is used. See Table below.					
NLRun1	When high, t background i	When high, the comfort noise level estimator actively rejects uncancelled echo as being background noise. When low, the noise level estimator makes no such distinction.					
RingClr	When high, t	he instability d	etector is activ	ated. When lov	w, the instabilit	y detector is d	isabled.
Reserve	Reserved bit	. Must always	be set to one f	or normal oper	ation.		
PathClr	convergence current path	mode upon d	etection of a payvert to fast con	nate will be cle ath change. Wi nvergence mod	hen low, the ed	cho canceller v	vill keep the
PathDet	When high, t disabled.	he path chang	e detector is a	ctivated. Wher	low, the path	change detect	or is
NLPSel	When high, to page 9.	he Advanced N	NLP is selected	I. When low, th	e original NLP	is selected. Se	ee Table 1 on

Pov	ver-up		ECA: Contro	ol Register 4			ddress: se Address
5	4 _{hex}		ECB: Contro	R/W Address: 29 _{hex} + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	SD2	SD1	SD0	0	Slow2	Slow1	Slow0
	•	Funct	ional Descrip	tion of Regist	er Bits	•	•
0	Must be set t	o zero.					
SupDec	convergence	state following		e, Reset or By		emains in a fas n. A value of ze	
0	Must be set t	o zero.					
Slow	For Slow = 1 normal adapt	, 2,, 7, slow tation.	peed adjustmer convergence so n occurs during	peed is reduce	ed by a factor	of 2 ^{Slow} as con	npared to

	er-up _{hex}	E	CA: Noise	Scaling (NS	R/W Address: 0A _{hex} + Base Address		
10	hex	E	CB: Noise	Scaling (NS	3)	R/W Ad 2A _{hex} + Bas	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NS7	NS6	NS5	NS4	NS3	NS2	NS1	NS0
	•		Functiona	I Description	n of Registe	r Bits	

This register is used to scale the comfort noise up or down. Larger values will increase the relative level of comfort noise. The default value of 16_{hex} will provide G.168 compliance with the Advanced NLP. A value of 74_{hex} is recommended if the original NLP is used.

	er-up		ECA: Nois	se Control		R/W Address: 0B _{hex} + Base Address		
45	hex						Address: ase Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserve	Reserve	Reserve Reserve NLInc3 NLInc2 NLInc1						
	•	Funct	ional Descrip	tion of Regis	ter Bits		•	
Reserve	Reserved bit	ts. Must be set	t to 4 _{hex} for no	rmal operation	l.			
NLInc	When InjCtr		value will give	e faster rampi	ng. The defau	will give faster ult value of 5 _{hex} I if InjCtrl = 0.		

	er-up	ECA:	Rin Peak Det	Read Address: 0D _{hex} + Base Address				
N	ECP, Din Dook Detect Desigtor 2 (DD)					ECB: Rin Peak Detect Register 2 (RP) Read Address: 2D _{hex} + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RP15	RP14	RP13	RP12	RP11	RP10	RP9	RP8	
	er-up /A		Rin Peak Det	Read Address: 0C _{hex} + Base Address				
		ECB:	Rin Peak Det	ect Register 1	(RP) Read Addres			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RP7	RP6	RP5	RP4	RP3	RP2	RP1	RP0	
		Fu	inctional Desc	ription of Regis	ster Bits			

These peak detector registers allow the user to monitor the receive in (Rin) peak signal level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

Pow	er-up	ECA:	Sin Peak Det	Read Address: 0F _{hex} + Base Address			
N	/ A	ECB:	Sin Peak Det	Read Address: 2F _{hex} + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8
	Power-up N/A		Sin Peak Det	Read Address: 0E _{hex} + Base Address			
		ECB:	Sin Peak Det	ect Register	1 (SP)		ddress:
						2E _{hex} + Ba	se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	2E _{hex} + Ba	se Address Bit 0

Functional Description of Register Bits

These peak detector registers allow the user to monitor the send in (Sin) peak signal level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

Powe	er-up	ECA: I	Error Peak De	tect Register	2 (EP)		ddress: se Address	
N/	/A	ECB: Error Peak Detect Register 2 (EP) 31 _{hex} + B					Address: se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	
Powe		ECA: I	Error Peak De	tect Register	1 (EP)		ddress: se Address	
N/	/A	ECB: I	Error Peak De	tect Register	1 (EP)		ddress: se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	
	•	Fund	ctional Descri	ption of Regis	ster Bits	•	•	

These peak detector registers allow the user to monitor the error signal peak level. The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The high byte is in Register 2 and the low byte is in Register 1.

Powe		ECA: Doul	ole-Talk Detect	ion Threshold	Register 2		ddress: se Address
48	hex	ECB: Double-Talk Detection Threshold Register 2 R/W Add 35 _{hex} + Base					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DTDT15	DTDT14	DTDT13	DTDT12	DTDT11	DTDT10	DTDT9	DTDT8
						1	
Powe		ECA: Doul	ole-Talk Detect	ion Threshold	Register 1		ddress: se Address
00		ECD: Doul	No-Talk Detect	ion Threshold	Pogistor 1	D/M/ A	14
	nex	ECB. Doui	Jie-Taik Detect	ion miesnou	ixegister i		ddress: se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		
						34 _{hex} + Ba	se Address

This register allows the user to program the level of Double-Talk Detection Threshold (DTDT). The 16 bit 2's complement linear value defaults to 4800_{hex} = 0.5625 or -5 dB. The maximum value is $7FFF_{hex}$ = 0.9999 or 0 dB. The high byte is in Register 2 and the low byte is in Register 1.

	er-up	ECA: Non-L	inear Process (NLP	sor Threshold THR)	d Register 2	R/W Address: 19 _{hex} + Base Address	
0C	hex	ECB: Non-L	inear Proces (NLP	d Register 2	R/W Address: 39 _{hex} + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NLP15	NLP14	NLP13	NLP12	NLP11	NLP10	NLP9	NLP8
					1		
	er-up	ECA: Non-L	inear Process (NLP)	R/W Address: 18 _{hex} + Base Address			
F0	E0 _{hex} ECB: Non-Linear Processor Threshold Register 1 (NLPTHR)					R/W Address: 38 _{hex} + Base Address	
	nex	ECB: Non-L			d Register 1		
Bit 7	nex Bit 6	Bit 5			Bit 2		
			(NLP	THR)	_	38 _{hex} + Bas	se Address

This register allows the user to program the level of the Non-Linear Processor Threshold (NLPTHR). The 16 bit 2's complement linear value defaults to $0CE0_{hex} = 0.1$ or -20.0 dB. The maximum value is $7FFF_{hex} = 0.9999$ or 0 dB. The high byte is in Register 2 and the low byte is in Register 1.

40 _{hex} ECB: Adaptation Step Size Register 2 (MU)	R/W A	ddroce:
ECB. Adaptation Step Size Register 2 (MO)		se Address
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 1	Bit 0
MU15 MU14 MU13 MU12 MU11 MU10	MU9	MU8

Power-up		ECA: Ad	aptation Step	R/W Address: 1A _{hex} + Base Address			
00	hex	ECB: Ad	aptation Step	R/W Address: 3A _{hex} + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MU7	MU6	MU5	MU4	MU1	MU0		

Functional Description of Register Bits

This register allows the user to program the level of MU. MU is a 16 bit 2's complement value which defaults to 4000_{hex} = 1.0 The maximum value is $7FFF_{hex}$ or 1.9999 decimal. The high byte is in Register 2 and the low byte is in Register 1.

	er-up		ECA: Gains	R/W Address: 1D _{hex} + Base Address			
44	hex		ECB: Gains	R/W Address: 3D _{hex} + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Rin2	Rin1	Rin0	0	Rout2	Rout1	Rout0

	er-up		ECA: Gains	R/W Address: 1C _{hex} + Base Address				
44	ECB: Gains Register 1					R/W Address: 3C _{hex} + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	Sin2	Sin1	Sin0	0	Sout1	Sout0		

Functional Description of Register Bits

This register is used to select gain values on RIN, ROUT, SIN and SOUT.

Gains is split into four groups of four bits. Each group maps to a different signal port (as indicated above), and has three gain bits. The following table indicates how these gain bits are used:

Bit2 Bit1 Bit0 Gain Level 1 +9 dB 1 1 0 +6 dB) 0 1 +3 dB 1 0 dB (default) 0 0 1 -3 dB 0 1 -6 dB 0 0 1 -9 dB 0 -12 dB

Note that the -12 dB PAD bit in Control Register 1 provides 12 dB of attenuation in the Rin to Rout path, and will override the settings in Gains.

		Mair	n Control Reg	ister 0 (EC Gr	oup 0)					
	Power	-up 00 _{hex}			R/W Addre	ess: 400 _{hex}				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
WR_all	ODE	MIRQ	MTDBI	MTDAI	Format	Law	PWUP			
			•	tion of Regist						
WR_all	0000 _{hex} to 0 Cancellers a	ntrol bit: When h 1003F _{hex} which as per Group 0. ister 0 has the	is Group 0 add When low, ad	dress mapping.	Useful to initia	alize the 2 Gro	ups of Echo			
ODE	Output Data Enable: This control bit is logically AND'd with the ODE input pin. When both ODE bit and ODE input pin are high, the Rout and Sout outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout outputs are high impedance. Note: Only the Main Control Register 0 has the ODE bit.									
MIRQ	Mask Interrupt: When high, all the interrupts from the Tone Detectors output are masked. The Tone Detectors operate as specified in their Echo Canceller B, Control Register 2. When low, the Tone Detectors Interrupts are active. Note: Only the Main Control Register 0 has the MIRQ bit.									
MTDBI	Mask Tone Detector B Interrupt: When high, the Tone Detector interrupt output from Echo Canceller B is masked. The Tone Detector operates as specified in Echo Canceller B, Control Register 2. When low, the Tone Detector B Interrupt is active.									
MTDAI	Canceller A	Detector A Interies is masked. The When low, the	Tone Detecto	r operates as s	specified in Ech					
Format		Mag: When high If code. When loo PCM code.								
Law		nen high, both I When low, both								
PWUP	active. Whe in Power Do and from Si echo cancel Address+00 coefficients.	When high, both I low, both Echown mode. In the note of the note o	o Cancellers A is mode, the country two frames de ecute their initial dress+3F _{hex} , to e necessary fo	and B and Tor orresponding P lay. When the alization routine o default power r the initialization	ne Detectors for CM data are to PWUP bit togged which presets or up value and on routine to expense.	or a given grou bypassed from gles from zero is their register clears the Ada xecute properly	p, are placed n Rin to Rout to one, the s, Base aptive Filter y. Once the			

	Mai	n Control Reg	gister 1 (EC G	oup 1)		R/W Addres	s: 401 _{hex}			
		Powe	r-up 00 _{hex}				-			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Unused	Unused	Unused	MTDBI	MTDAI	Format	Law	PWUP			
		Fun	ctional Descr	ption of Regis	ster Bits					
Unused	Unused Unused Bits.									
MTDBI	Mask Tone D	Detector B Inte	rrupt: When hig	h, the Tone De	tector interrupt	output from E	cho Canceller			
				as specified in	n Echo Cancell	er B, Control F	Register 2.			
	When low, th	ne Tone Detect	or B Interrupt i	s active.						
MTDAI							cho Canceller			
				as specified in	n Echo Cancell	er A, Control F	Register 2.			
			or A Interrupt i							
Format	_			ancellers A an	•	•	, ,			
		When low, both	Echo Cancelle	ers A and B for	a given group,	select sign-ma	agnitude PCM			
	code.									
Law				rs A and B for a						
		When low, both	n Echo Cancell	ers A and B for	a given group	, select μ-Law	companded			
514#15	PCM code.									
PWUP				lers A and B a						
				and B and To						
				orresponding F						
				lay. When the						
				ialization routir o default Reset						
				r the initialization						
			•	can set the per			•			
	application.		atou, the user	ball bot the per	Charmer Contr	o togiotois io	a a car opcome			

	Interrupt FIFO Register										
	Power-	up 00 _{hex}		R/W Address: 410 _{hex}							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
IRQ	Unused Unused I4 I3 I2 I1 I0										
Functional Description of Register Bits											
IRQ					cleared after th		O register is				
	read. Logic L	ow indicates th	nat no interrup	t is pending an	d the FIFO is e	empty.					
Unused	Unused bit.										
Unused	Unused bit.										
I<4:0>	<4:0> I<4:0> binary code indicates the channel number at which a Tone Detector state change has										
	occurred. No	te: Whenever a	a Tone Disable	is detected or	r released, an i	nterrupt is gen	erated.				

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage (V _{DD1})	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage (V _{DD2})	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I3}	V _{SS} - 0.5	V _{DD1} +0.5	V
4	Input Voltage on any 5 V Tolerant I/O pins	V _{I5}	V _{SS} - 0.3	7.0	V
5	Continuous Current at digital outputs	I _o		20	mA
6	Package power dissipation	P_{D}		2	W
7	Storage temperature	T _S	-55	150	°C

^{*} Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units
1	Operating Temperature	T _{OP}	-40		+85	°C
2	I/O Supply Voltage (V _{DD_IO})	V_{DD1}	3.0	3.3	3.6	V
3	Core Supply Voltage (V _{DD_CORE})	V _{DD2}	1.6	1.8	2.0	V
4	Input High Voltage on 3.3 V tolerant I/O	V _{IH3}	0.7V _{DD1}		V _{DD1}	V
5	Input High Voltage on 5 V tolerant I/O pins	V_{IH5}	0.7V _{DD1}		5.5	V
6	Input Low Voltage	V _{IL}			0.3V _{DD1}	V

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

$\label{eq:DC_equation} \textbf{DC_Electrical_Characteristics}^\dagger \text{ - Voltages are with respect to ground (V_{SS}) unless otherwise stated.}$

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
		Static Supply Current	I _{CC}			250	μΑ	RESET = 0
1		IDD_IO (V _{DD1} = 3.3 V)	I _{DD_IO}		5		mA	All 4 channels active
		IDD_CORE (V _{DD2} = 1.8 V)	I _{DD_CORE}		13		mA	All 4 channels active
2		Power Consumption	P _C		40		mW	All 4 channels active
3	N P	Input High Voltage	V _{IH}	0.7V _{DD1}			V	
4	U T	Input Low Voltage	V _{IL}			0.3V _{DD1}	V	
5	S	Input Leakage Input Leakage on Pullup Input Leakage on Pulldown	I _{IH} /I _{IL} I _{LU} I _{LD}		-30 30	10 -55 65	μ Α μ Α	$V_{\rm IN}=V_{\rm SS}$ to $V_{\rm DD1}$ or 5.5 V $V_{\rm IN}=V_{\rm SS}$ $V_{\rm IN}=V_{\rm DD1}$ See Note 1
6		Input Pin Capacitance	C _I			10	pF	
7	0	Output High Voltage	V _{OH}	0.8V _{DD1}			V	I _{OH} = 12 mA
8	T	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
9	U	High Impedance Leakage	I _{OZ}			10	μΑ	V _{IN} =V _{SS} to 5.5 V
10	- %	Output Pin Capacitance	Co			10	pF	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

Typical figures are at 25°C, V_{DD1} =3.3 V and are for design aid only: not guaranteed and not subject to production testing.
 Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V_{IN}).

AC Electrical Characteristics† - Timing Parameter Measurement Voltage Levels

- Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym	Level	Units	Conditions
1	CMOS Threshold	V _{TT}	0.5V _{DD1}	V	
2	CMOS Rise/Fall Threshold Voltage High	V_{HM}	0.7V _{DD1}	V	
3	CMOS Rise/Fall Threshold Voltage Low	V_{LM}	0.3V _{DD1}	V	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics† - Frame Pulse and C4i

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	Frame pulse width (ST-BUS, GCI)	t _{FPW}	20		2* t _{CP} -20	ns	
2	Frame Pulse Setup time before C4i falling (ST-BUS or GCI)	t _{FPS}	10	122	150	ns	
3	Frame Pulse Hold Time from $\overline{\text{C4i}}$ falling (ST-BUS or GCI)	t _{FPH}	10	122	150	ns	
4	C4i Period	t _{CP}	190	244	300	ns	
5	C4i Pulse Width High	t _{CH}	85		150	ns	
6	C4i Pulse Width Low	t _{CL}	85		150	ns	
7	C4i Rise/Fall Time	t _r , t _f			10	ns	

AC Electrical Characteristics[†] - Serial Streams for ST-BUS and GCI Backplanes

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Rin/Sin Set-up Time	t _{SIS}	10			ns	
2	Rin/Sin Hold Time	t _{SIH}	10			ns	
3	Rout/Sout Delay - Active to Active	t _{SOD}			60	ns	C _L =150 pF
4	Output Data Enable (ODE) Delay	t _{ODE}			30	ns	C _L =150 pF, R _L =1 K See Note 1

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[†] Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

 [‡] Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.
 * Note1: High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.

$\textbf{AC Electrical Characteristics}^{\dagger} \textbf{- Master Clock} \textbf{- Voltages are with respect to ground (V}_{SS}). \textbf{ unless otherwise stated}.$

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	Master Clock Frequency, - Fsel = 0 - Fsel = 1	f _{MCF0}	19.0 9.5	20.0 10.0	21.0 10.5	MHz MHz	
2	Master Clock Low	t _{MCL}	20			ns	
3	Master Clock High	t _{MCH}	20			ns	

AC Electrical Characteristics† - Motorola Non-Multiplexed Bus Mode

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	CS setup from DS falling	t _{CSS}	0			ns	
2	R/W setup from DS falling	t _{RWS}	0			ns	
3	Address setup from DS falling	t _{ADS}	0			ns	
4	CS hold after DS rising	t _{CSH}	0			ns	
5	R/W hold after DS rising	t _{RWH}	0			ns	
6	Address hold after DS rising	t _{ADH}	0			ns	
7	Data delay on read	t _{DDR}			79	ns	
8	Data hold on read	t _{DHR}	3		15	ns	
9	Data setup on write	t _{DSW}	0			ns	
10	Data hold on write	t _{DHW}	0			ns	
11	Acknowledgment delay	t _{AKD}			80	ns	
12	Acknowledgment hold time	t _{AKH}	0		8	ns	
13	IRQ delay	t _{IRD}	20		65	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

[†] Characteristics are over recommended operating conditions unless otherwise stated. ‡ Typical figures are at 25°C, V_{DD1} = 3. 3V and for design aid only: not guaranteed and not subject to production testing.




Figure 13 - ST-BUS Timing at 2.048 Mbps




Figure 14 - GCI Interface Timing at 2.048 Mbps




Figure 15 - Output Driver Enable (ODE)




Figure 16 - Master Clock





Figure 17 - Motorola Non-Multiplexed Bus Timing



	Control D			Altern. D	imensions			
Symbol	in milli	metres		in inches				
	MIN	MAX		MIN	MAX			
Α		1.60			0.063			
A1	0.05	0.15		0.002	0.006			
A2	1.35	1.45		0.053	0.057			
D	16.00) BSC		0.630) BSC			
D1	14.00) BSC		0.55	1 BSC			
E	16.00) BSC		0.630) BSC			
E1	14.00) BSC		0.55	1 BSC			
L	0.45	0.75		0.018	0.030			
е	0.50	BSC		0.020) BSC			
Ь	0.17	0.27		0.007	0.011			
С	0.09	0.20		0.004	0.008			
	Pin features							
N	100							
ND	25							
NE	25							
NOTE		SC	IA U	RE				

Conforms to JEDEC MS-026 BED Iss. C


Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm. 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/023 (Swindon)


© Zarlink	Semiconductor	2002 All right	ts reserved.			Package Code Q C
ISSUE	1	2	3		Previous package codes	Package Outline for 100 lead
ACN	201373	207144	212447	ZARLINK SEMICONDUCTOR	GP / B	LQFP (14 x 14 x 1.4mm) 2.0mm Footprint
DATE	290ct96	15Jul99	26Mar02	32MTeGNZGETOK	,	'
APPRD.						GPD00253

BOTTOM VIEW



	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	А
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
	0	0	0	0					l				0	0	0	0	E
	0	0	0	0									0	0	0	0	F
	0	0	0	0			_	0	1 -	_			-	0	-	-	G
Е —			0				0		_	-		_		0			Н
_			0					0						0			J
1			0				0	0	0	0				0			K
	_	_	0	-					_				_	0	_	-	L
	-		0											0	-		М
							0										N
							0										P
							0										R -
	0	0	0	0	0	0	0	0	0	0	0	0	•	•	0	0	T
-1												_	Ť	T			
									•			е.	-1	-	-		
	-						-	()								

MIN	MAX						
1.10	1.50						
0.30	0.50						
0.49	0.59						
16.80	17.20						
14.80	15.20						
16.80	17.20						
14.80	15.20						
0.40	0.60						
1.	00						
2	80						
Conforms to JEDEC MO-192							
	1.10 0.30 0.49 16.80 14.80 16.80 14.80 0.40						



NOTES: -

- Controlling dimensions are in MM.
 Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.
- 6. Ball diameter and standoff different from Jedec Spec MO-192

© Zarlink Semiconductor 2002 All rights reserved.							
ISSUE	1						
ACN	26Sep02						
DATE	213468						
APPRD.							



	Package Code G
Previous package codes	Package Outline for 208 Ball LBGA (17 x 17 x 1.3mm)
	GPD00799



For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE