

Integrated Device Technology, Inc.

256KB AND 512KB SECONDARY CACHE MODULES FOR THE INTEL® PENTIUM™ CPU AND VLSI WILDCAT CORE LOGIC

PRELIMINARY
IDT7MPV6239
IDT7MPV6240
IDT7MPV6241
IDT7MPV6244

FEATURES

- For Intel 3.3V Pentium-based systems using the VLSI Wildcat core logic chipset
- Asynchronous and pipelined burst SRAM option in the same module pinout
- Low-cost, low-profile card edge module with 160 leads
- Uses Burndy Computerbus™ connector, part number CELP2X80SC3Z48
- Operates with 3.3V Pentium™ processor external speeds of 66MHz
- Separate 5V ($\pm 5\%$) and 3.3V ($\pm 10\%$) power supplies
- Multiple GND pins and decoupling capacitors for maximum noise immunity

DESCRIPTION

The IDT7MPV6239/40/41/44 are 256KB/512KB secondary caches that are ideal for use with the VLSI Wildcat core logic chipset for Intel 3.3V Pentium CPU-based systems. The IDT7MPV6239/40 use IDT's asynchronous CacheRAMs™ and

high-speed 16-bit IDT FCT logic, and the IDT7MPV6241/44 use IDT's 71V432 32Kx32 pipelined burst SRAMs in plastic surface mount packages, mounted on a multilayer epoxy laminate (FR-4) board. In addition, each of the modules uses 5V IDT71B74 Cache tag SRAM. Extremely high speeds are achieved using IDT's high-performance, high-reliability CMOS technology. The IDT7MPV6241/44 specifications are advance information only.


This family of cache modules have Presence Detect pins which enable active probing by the system to determine the cache size and type actually plugged into the socket. This feature supports multiple cache options without the need to change jumpers at the system level.

The low-profile card edge package configuration allows 160 signal leads to be placed on a package 4.35" long. Depending on which cache configuration is used, the module is a maximum of 0.365" thick and a maximum of 1.16" tall.

All inputs and outputs of the IDT7MPV6239/40/41/44 are TTL-compatible. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM

IDT7MPV6239 - 256KB ASYNCHRONOUS VERSION



The IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are property of their respective companies.

3179 drw 01

COMMERCIAL TEMPERATURE RANGE


FEBRUARY 1995

©1995 Integrated Device Technology, Inc.

DSC-7126-

FUNCTIONAL BLOCK DIAGRAM


IDT7MPV6240 - 512KB ASYNCHRONOUS VERSION



3179 drw 02


FUNCTIONAL BLOCK DIAGRAM

IDT7MPV6241 - 256KB PIPELINED BURST VERSION



3179 drw 03

IDT7MPV6244 - 512KB PIPELINED BURST VERSION



3179 drw 04

PIN CONFIGURATION^(1,2)

GND	81	1	GND
A ₂₆	82	2	A ₂₇
A ₂₄	83	3	A ₂₅
A ₂₂	84	4	A ₂₃
(3) A ₂₀	85	5	A ₂₁
(3) MATCH ₀	86	6	A ₁₉
Vcc ₅	87	7	TWE#1
(3) MATCH ₁	88	8	TWE#0
CCY ₀	89	9	CCX ₀
GND	90	10	GND
COE#0	91	11	CWE#4
CWE#5	92	12	CWE#6
CWE#7	93	13	CWE#0
CWE#1	94	14	CWE#2
Vcc ₅	95	15	Vcc ₃
CWE#3	96	16	CCY ₁
CCX ₁	97	17	NC
COE#1	98	18	NC
GND	99	19	GND
RESET#	100	20	A ₃ /NC
A ₄ /NC	101	21	A ₇
A ₆	102	22	A ₅
A ₈	103	23	A ₁₁
A ₁₀	104	24	A ₁₆
Vcc ₅	105	25	Vcc ₃
A ₁₇	106	26	A ₁₈
GND	107	27	GND
A ₉	108	28	A ₁₂
A ₁₄	109	29	A ₁₃
A ₁₅	110	30	ADSP#/NC
NC	111	31	NC
PD ₀	112	32	NC
PD ₂	113	33	PD ₁
PD ₄	114	34	PD ₃
GND	115	35	GND
CLK ₀	116	36	CLK ₁ /NC
GND	117	37	GND
D ₆₃	118	38	D ₆₂
Vcc ₅	119	39	Vcc ₃
D ₆₁	120	40	D ₆₀
D ₅₉	121	41	D ₅₈
D ₅₇	122	42	D ₅₆
GND	123	43	GND
D ₅₅	124	44	D ₅₄
D ₅₃	125	45	D ₅₂
D ₅₁	126	46	D ₅₀
D ₄₉	127	47	D ₄₈
GND	128	48	GND
D ₄₇	129	49	D ₄₆
D ₄₅	130	50	D ₄₄
D ₄₃	131	51	D ₄₂
Vcc ₅	132	52	Vcc ₃
D ₄₁	133	53	D ₄₀
D ₃₉	134	54	D ₃₈
D ₃₇	135	55	D ₃₆
GND	136	56	GND
D ₃₅	137	57	D ₃₄
D ₃₃	138	58	D ₃₂
D ₃₁	139	59	D ₃₀
Vcc ₅	140	60	Vcc ₃
D ₂₉	141	61	D ₂₈
D ₂₇	142	62	D ₂₆
D ₂₅	143	63	D ₂₄
GND	144	64	GND
D ₂₃	145	65	D ₂₂
D ₂₁	146	66	D ₂₀
D ₁₉	147	67	D ₁₈
Vcc ₅	148	68	Vcc ₃
D ₁₇	149	69	D ₁₆
D ₁₅	150	70	D ₁₄
D ₁₃	151	71	D ₁₂
GND	152	72	GND
D ₁₁	153	73	D ₁₀
D ₉	154	74	D ₈
D ₇	155	75	D ₆
Vcc ₅	156	76	Vcc ₃
D ₅	157	77	D ₄
D ₃	158	78	D ₂
D ₁	159	79	D ₀
GND	160	80	GND

3179 drw 05

LOW PROFILE CARD EDGE MODULE TOP VIEW

NOTES:

1. Pins with two names delimited by a slash are functions for the burst SRAM and asynchronous SRAM module versions respectively.
2. VCC3 is connected to the data SRAMs for the IDT7MPV6239/40/41/44; VCC5 is connected to the Tag Ram and the address register.
3. MATCH is an open drain output and there must be an external pull-up resistor for proper operation (200Ω recommended)

PIN NAMES^(1,2)

A ₃ – A ₂₅	Address Inputs from CPU	
CCY ₀ , CCY ₁	Address Control Inputs from chipset	
CCX ₀ , CCX ₁	Address Control Inputs from chipset	
D ₀ – D ₆₃	Inputs/Outputs	
CWE ₀ – CWE ₇	Byte Write Enable Inputs	
COE#0,1	Output Enable Input	
TWE#0, TWE#1	Tag Write Enable Input	
ADSP#	Address Status Cache Controller Input	
MATCH _{0,1}	Tag Data/Memory Match	
RESET#	Tag Memory Reset	
CLK ₀ , CLK ₁	Clock Inputs	
PD ₀ – PD ₄	Presence Detects	
GND	Ground	
VCC3	3.3V Power Supply only	
VCC5	5V Power Supply only	

NOTE:

3179 tbl 01

1. CLK₀ is used as the address register clock input.

PRESENCE DETECT TABLE

PD ₄	PD ₃	PD ₂	PD ₁	PD ₀	Module
NC	NC	NC	NC	NC	No cache present
GND	NC	GND	GND	NC	IDT7MPV6239
GND	NC	GND	NC	NC	IDT7MPV6240
GND	GND	NC	GND	GND	IDT7MPV6241
GND	GND	NC	NC	GND	IDT7MPV6244

3179 tbl 02

**RECOMMENDED DC
OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC3	Supply Voltage	3.0	3.3	3.6	V
VCC5	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	VCC + 0.3	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. VIL = -1.0V for pulse width less than 5ns, once per cycle.

3179 tbl 03

**RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE**

Power Plane	Ambient Temperature	GND	Vcc
VCC3	0°C to +70°C	0V	3.3V ± 10%
VCC5	0°C to +70°C	0V	5.0V ± 5%

3179 tbl 04

DC ELECTRICAL CHARACTERISTICS

(VCC5 = 5.0V ± 5%, VCC3 = 3.3V ± 10%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	7MPV6239/40		
			Min.	Max.	Unit
I _L	Input Leakage Current (Address)	VCC = Max, VIN = GND to Vcc	—	10	µA
I _{LO}	Output Leakage Current	VOUT = 0V to Vcc, Vcc = Max.	—	5	µA
I _{IL}	Input Low Current (CLK, A ₁₈ on 7MPV6240)	VCC = Max, VIN = GND to Vcc	—	-1.8	mA
I _{IH}	Input High Current (CLK, A ₁₈ on 7MPV6240)	VCC = Max, VIN = GND to Vcc	—	20	µA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, Vcc = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, Vcc = Min.	2.4	—	V
I _{CC3}	Operating Power (3.3V) Supply Current	VCC = Max., CE ≤ VIL, f = fMAX, Outputs Open	—	1900	mA
I _{CC5}	Operating Power (5V) Supply Current	VCC = Max., CE ≤ VIL, f = fMAX, Outputs Open	—	460	mA

3179 tbl 07

CAPACITANCE^(1, 2)

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	7MPV6239/40	Unit
C _{IN1}	Input Capacitance (A ₅₋₁₈)	V _{IN} = 0V	15/25	pF
C _{IN2}	Input Capacitance (A ₃₋₄ , CE, OE, Ctrl)	V _{IN} = 0V	25	pF
C _{IN3}	Input Capacitance (WE, CLK)	V _{IN} = 0V	15/20	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	12/20	pF

NOTES:

1. These parameters are guaranteed by design but not tested.

3179 tbl 05

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
VTERM for VCC3	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:


3179 tbl 06

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST CONDITIONS – 5V POWER SUPPLY


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

3179 tbl 08



*including scope and jig capacitances

Figure 1. Output Load




*including scope and jig capacitances

Figure 2. Output Load
(for t_{OHZ} , t_{CHZ} , t_{OLZ} and t_{CLZ})

AC TEST CONDITIONS – 3.3V POWER SUPPLY


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 3 and 4

3179 tbl 09



*including scope and jig capacitances

Figure 3. Output Load



*including scope and jig capacitances

Figure 4. Output Load
(for t_{OHZ} , t_{CHZ} , t_{OLZ} and t_{CLZ})

SRAM ACCESS TIMES

Bus Speed	Async	Burst ⁽¹⁾	Tag	Performance ⁽²⁾
66MHz	15ns	—	15ns ⁽³⁾	3-2-2-2/4-2-2-2
66MHz	—	8.5ns	15ns	3-1-1-1/3-1-1-1
50MHz	20ns	—	15ns ⁽³⁾	3-2-2-2/4-2-2-2


NOTES:

3179 tbl 10

1. Burst SRAMs are measured by Clock to Data Out (t_{CD}).
2. Performance is shown for read and write burst cycles respectively.
3. Consult factory regarding faster tag SRAM speeds.

PACKAGE DIMENSIONS


IDT7MPV6239



3179 drw 10

PACKAGE DIMENSIONS


IDT7MPV6240



3179 drw 11


PACKAGE DIMENSIONS

IDT7MPV6241




3179 drw 12

IDT7MPV6244



3179 drw 13

ORDERING INFORMATION

3179 drw 14

Integrated Device Technology, Inc. reserves the right to make changes to the specification in this data sheet in order to improve design or performance and to supply the best possible product.

Integrated Device Technology, Inc.

2975 Stender Way, Santa Clara, CA 95052-8015

Telephone: (408) 727-6116

FAX 408-492-8674