


INTERNATIONAL RECTIFIER  
**INTERNATIONAL RECTIFIER**



## **HEXFET® TRANSISTORS IRFF9210**

**P-CHANNEL  
POWER MOSFETs  
TO-39 PACKAGE**



**IRFF9211**

**IRFF9212**

**IRFF9213**

### **-200 Volt, 3.0 Ohm HEXFET**

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The P-Channel HEXFETs are designed for applications which require the convenience of reverse polarity operation. They retain all of the features of the more common N-Channel HEXFETs such as voltage control, very fast switching, ease of paralleling, and excellent temperature stability. The P-Channel IRFF9210 device is an approximate electrical complement to the N-Channel IRFF110 HEXFET.

P-Channel HEXFETs are intended for use in power stages where complementary symmetry with N-Channel devices offers circuit simplification. They are also very useful in drive stages because of the circuit versatility offered by the reverse polarity connection. Applications include motor control, audio amplifiers, switched mode converters, control circuits and pulse amplifiers.



### **Features:**

- P-Channel Versatility
- Fast Switching
- Low Drive Current
- Ease of Paralleling
- Excellent Temperature Stability

### **Product Summary**

Part Number	V <sub>DS</sub>	R <sub>D5(on)</sub>	I <sub>D</sub>
IRFF9210	-200V	3.0Ω	-1.6A
IRFF9211	-150V	3.0Ω	-1.6A
IRFF9212	-200V	4.5Ω	-1.3A
IRFF9213	-150V	4.5Ω	-1.3A

### **CASE STYLE AND DIMENSIONS**



Conforms to JEDEC Outline TO-205AF (TO-39)  
Dimensions in Millimeters and (Inches)

## IRFF9210, IRFF9211, IRFF9212, IRFF9213 Devices


INTERNATIONAL RECTIFIER

T-39-17

## Absolute Maximum Ratings

Parameter	IRFF9210	IRFF9211	IRFF9212	IRFF9213	Units
V <sub>DS</sub> Drain - Source Voltage ①	-200	-150	-200	-150	V
V <sub>DGR</sub> Drain - Gate Voltage (R <sub>GS</sub> = 20 kΩ) ①	-200	-150	-200	-150	V
I <sub>D</sub> @ T <sub>C</sub> = 25°C Continuous Drain Current	-1.6	-1.6	-1.3	-1.3	A
I <sub>DM</sub> Pulsed Drain Current ③	-6.5	-6.5	-5.5	-5.5	A
V <sub>GS</sub> Gate - Source Voltage		± 20			V
P <sub>D</sub> @ T <sub>C</sub> = 25°C Max. Power Dissipation		15 (See Fig. 14)			W
Linear Derating Factor		0.12 (See Fig. 14)			W/K ④
I <sub>LM</sub> Inductive Current, Clamped		(See Fig. 15 and 16) L = 100 μH			A
T <sub>J</sub> Operating Junction and Storage Temperature Range	-6.5	-6.5	-5.5	-5.5	°C
T <sub>stg</sub>					
Lead Temperature		300 (0.063 in. (1.6mm) from case for 10s)			°C

Electrical Characteristics @ T<sub>C</sub> = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV <sub>DSS</sub> Drain - Source Breakdown Voltage	IRFF9210	-200	—	—	V	V <sub>GS</sub> = 0V I <sub>D</sub> = -250 μA	
	IRFF9212						
V <sub>GS(th)</sub> Gate Threshold Voltage	IRFF9211	-150	—	—	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	
	IRFF9213						
I <sub>GSS</sub> Gate - Source Leakage Forward	ALL	-2.0	—	-4.0	V	V <sub>GS</sub> = -20V	
I <sub>GSS</sub> Gate - Source Leakage Reverse	ALL	—	—	100	nA	V <sub>GS</sub> = 20V	
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	-250	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V	
	ALL	—	—	-1000	μA	V <sub>DS</sub> = Max. Rating × 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C	
I <sub>D(on)</sub> On-State Drain Current ②	IRFF9210	-1.6	—	—	A	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> max., V <sub>GS</sub> = -10V	
	IRFF9211						
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ②	IRFF9212	-1.3	—	—	A	V <sub>GS</sub> = -10V, I <sub>D</sub> = -0.8A	
	IRFF9213						
g <sub>fs</sub> Forward Transconductance ②	ALL	0.7	0.9	—	S (Ω)	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> max., I <sub>D</sub> = -0.8A	
C <sub>iss</sub> Input Capacitance	ALL	—	170	300	PF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0 MHz	
C <sub>oss</sub> Output Capacitance	ALL	—	50	100	PF	See Fig. 10	
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	15	35	PF		
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	8.0	15	ns	V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = -0.8A, Z <sub>0</sub> = 50Ω	
t <sub>r</sub> Rise Time	ALL	—	15	25	ns	See Fig. 17	
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	10	15	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t <sub>f</sub> Fall Time	ALL	—	8.0	15	ns		
Q <sub>g</sub> Total Gate Charge (Gate - Source Plus Gate-Drain)	ALL	—	8.0	11	nC	V <sub>GS</sub> = -15V, I <sub>D</sub> = -3.5A, V <sub>DS</sub> = 0.8V Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q <sub>gs</sub> Gate-Source Charge	ALL	—	5.0	—	nC		
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	ALL	—	3.0	—	nC		
L <sub>D</sub> Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L <sub>S</sub> Internal Source Inductance	ALL	—	15	—	nH	Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad.	

## Thermal Resistance

R <sub>thJC</sub> Junction-to-Case	ALL	—	—	8.33	K/W ④	
R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	175	K/W ④	Typical socket mount

T-39-17

## Source-Drain Diode Ratings and Characteristics

$I_S$	Continuous Source Current (Body Diode)	IRFF9210 IRFF9211 IRFF9212 IRFF9213	—	—	-1.6	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
$I_{SM}$	Pulse Source Current (Body Diode) ③	IRFF9210 IRFF9211	—	—	-6.5	A	
		IRFF9212 IRFF9213	—	—	-5.5	A	
		IRFF9210 IRFF9211 IRFF9212 IRFF9213	—	—	-5.5	V	
$V_{SD}$	Diode Forward Voltage ②	IRFF9210 IRFF9211	—	—	-5.8	V	$T_C = 25^\circ\text{C}, I_S = -1.6\text{A}, V_{GS} = 0\text{V}$
		IRFF9212 IRFF9213	—	—	-5.5	V	$T_C = 25^\circ\text{C}, I_S = -1.3\text{A}, V_{GS} = 0\text{V}$
		ALL	—	240	—	ns	$T_J = 150^\circ\text{C}, I_F = -1.6\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
$Q_{RR}$	Reverse Recovered Charge	ALL	—	1.7	—	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = -1.6\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
$t_{on}$	Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

①  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ . ② Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .③ K/W =  $^\circ\text{C}/\text{W}$   
W/K =  $\text{W}/^\circ\text{C}$ ③ Repetitive Rating: Pulse width limited  
by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area

11E D 4855452 0009433 6

INTERNATIONAL RECTIFIER




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature

G-410

INTERNATIONAL RECTIFIER IRFF9210, IRFF9211, IRFF9212, IRFF9213 Devices

11E D 4855452 0009434 8

T-39-17




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature

T-39




Fig. 14 – Power Vs. Temperature Derating Curve


**IRFF9210, IRFF9211, IRFF9212, IRFF9213 Devices****INTERNATIONAL RECTIFIER**

Fig. 15 – Clamped Inductive Test Circuit




Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit




Fig. 19 – Typical Time to Accumulated 1% Failure




Fig. 20 – Typical High Temperature Reverse Bias (HTRB) Failure Rate

\*The data shown is correct as of April 15, 1987. This information is updated on a quarterly basis; for the latest reliability data, please contact your local IR field office.