

**2.5V/3.3V 18-bit universal bus transceiver (3-State)****74ALVT16601****FEATURES**

- 18-bit bidirectional bus interface
- 5V I/O Compatible
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Positive edge triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

**DESCRIPTION**

The 74ALVT16601 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 2.5V and 3.3V with I/O compatibility up to 5V.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is High. When LEAB is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the Low-to-High transition of CPAB. When  $\overline{OEAB}$  is Low, the outputs are active. When  $\overline{OEAB}$  is High, the outputs are in the high-impedance state. The clocks can be controlled with the clock-enable inputs ( $\overline{CEBA}/\overline{CEAB}$ ).

Data flow for B-to-A is similar to that of A-to-B but uses  $\overline{OEBA}$ , LEBA and CPBA.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ C$	TYPICAL		UNIT
			2.5V	3.3V	
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Bn or Bn to An	$C_L = 50\text{pF}$	1.9 2.5	1.5 1.9	ns
$C_{IN}$	Input capacitance (Control pins)	$V_I = 0\text{V}$ or $V_{CC}$	4	4	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0\text{V}$ or $V_{CC}$	8	8	pF
$I_{CCZ}$	Total supply current	Outputs disabled	40	60	$\mu\text{A}$

**ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ALVT16601 DL	AV16601 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVT16601 DGG	AV16601 DGG	SOT364-1

**PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 27	$\overline{OEAB}/\overline{OEBA}$	A-to-B/ B-to-A Output enable input (active Low)
29, 56	$\overline{CEBA}/\overline{CEAB}$	B-to-A/A-to-B clock enable
2, 28	LEAB/LEBA	A-to-B/B-to-A Latch enable input
55, 30	CPAB/CPBA	A-to-B/B-to-A Clock input (active rising edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0-A17	Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0-B17	Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	$V_{CC}$	Positive supply voltage

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

## PIN CONFIGURATION

OEAB	1		56	CEAB
LEAB	2		55	CPAB
A0	3		54	B0
GND	4		53	GND
A1	5		52	B1
A2	6		51	B2
VCC	7		50	VCC
A3	8		49	B3
A4	9		48	B4
A5	10		47	B5
GND	11		46	GND
A6	12		45	B6
A7	13		44	B7
A8	14		43	B8
A9	15		42	B9
A10	16		41	B10
A11	17		40	B11
GND	18		39	GND
A12	19		38	B12
A13	20		37	B13
A14	21		36	B14
VCC	22		35	VCC
A15	23		34	B15
A16	24		33	B16
GND	25		32	GND
A17	26		31	B17
OEBA	27		30	CPBA
LEBA	28		29	CEBA

SW00192

## FUNCTION TABLE

INPUTS					OUTPUT B
CEAB	OEAB	LEAB	CPAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	$B_O^\pm$
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	H	X	$B_O^\pm$
L	L	L	L	X	$B_O^S$

X = Don't care

H = High voltage level

L = Low voltage level

↑ = Low to High

Z = High impedance "off" state

† = A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CPBA, and CEBA.


± = Output level before the indicated steady-state input conditions were established.

§ = Output level before the indicated steady-state input conditions were established, provided that CPAB was Low before LEAB went Low.

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

## LOGIC SYMBOL (Positive Logic)



SW00193

ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
I <sub>OUT</sub>	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

## NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	2.5V RANGE LIMITS		3.3V RANGE LIMITS		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	DC supply voltage	2.3	2.7	3.0	3.6	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$V_{IH}$	High-level input voltage	1.7		2.0		V
$V_{IL}$	Input voltage		0.7		0.8	V
$I_{OH}$	High-level output current		-8		-32	mA
$I_{OL}$	Low-level output current		8		32	mA
$\Delta t/\Delta v$	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{kHz}$		24		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
$T_{amb}$	Operating free-air temperature range	-40	+85	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS (3.3V  $\pm 0.3\text{V}$  RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
$V_{IK}$	Input clamp voltage	$V_{CC} = 3.0\text{V}; I_{IK} = -18\text{mA}$		-0.85	-1.2	V	
$V_{OH}$	High-level output voltage	$V_{CC} = 3.0 \text{ to } 3.6\text{V}; I_{OH} = -100\mu\text{A}$	$V_{CC}-0.2$	$V_{CC}$		V	
		$V_{CC} = 3.0\text{V}; I_{OH} = -32\text{mA}$	2.0	2.3			
$V_{OL}$	Low-level output voltage	$V_{CC} = 3.0\text{V}; I_{OL} = 100\mu\text{A}$		0.07	0.2	V	
		$V_{CC} = 3.0\text{V}; I_{OL} = 16\text{mA}$		0.25	0.4		
		$V_{CC} = 3.0\text{V}; I_{OL} = 32\text{mA}$		0.3	0.5		
		$V_{CC} = 3.0\text{V}; I_{OL} = 64\text{mA}$		0.4	0.55		
$V_{RST}$	Power-up output low voltage <sup>6</sup>	$V_{CC} = 3.6\text{V}; I_O = 1\text{mA}; V_I = V_{CC} \text{ or GND}$			0.55	V	
$I_I$	Input leakage current	$V_{CC} = 3.6\text{V}; V_I = V_{CC} \text{ or GND}$	Control pins	0.1	$\pm 1$	$\mu\text{A}$	
		$V_{CC} = 0 \text{ or } 3.6\text{V}; V_I = 5.5\text{V}$		0.1	10		
		$V_{CC} = 3.6\text{V}; V_I = 5.5\text{V}$		0.1	20		
		$V_{CC} = 3.6\text{V}; V_I = V_{CC}$		0.5	10		
		$V_{CC} = 3.6\text{V}; V_I = 0\text{V}$		0.1	-5		
$I_{OFF}$	Off current	$V_{CC} = 0\text{V}; V_I \text{ or } V_O = 0 \text{ to } 4.5\text{V}$		0.1	$\pm 100$	$\mu\text{A}$	
$I_{HOLD}$	Bus Hold current Data inputs <sup>7</sup>	$V_{CC} = 3\text{V}; V_I = 0.8\text{V}$		75	130	$\mu\text{A}$	
		$V_{CC} = 3\text{V}; V_I = 2.0\text{V}$		-75	-140		
		$V_{CC} = 0\text{V} \text{ to } 3.6\text{V}; V_{CC} = 3.6\text{V}$		$\pm 500$			
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5\text{V}; V_{CC} = 3.0\text{V}$		10	125	$\mu\text{A}$	
$I_{PU/PD}$	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \leq 1.2\text{V}; V_O = 0.5\text{V} \text{ to } V_{CC}; V_I = \text{GND or } V_{CC}$ $\text{OE} = \text{Don't care}$		1.0	$\pm 100$	$\mu\text{A}$	
$I_{CCH}$	Quiescent supply current	$V_{CC} = 3.6\text{V}; \text{Outputs High}, V_I = \text{GND or } V_{CC}, I_O = 0$		0.06	0.1	$\text{mA}$	
		$V_{CC} = 3.6\text{V}; \text{Outputs Low}, V_I = \text{GND or } V_{CC}, I_O = 0$		3.5	5		
		$V_{CC} = 3.6\text{V}; \text{Outputs Disabled}, V_I = \text{GND or } V_{CC}, I_O = 0^5$		0.06	0.1		
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC} = 3\text{V} \text{ to } 3.6\text{V}; \text{One input at } V_{CC}-0.6\text{V}, \text{Other inputs at } V_{CC} \text{ or GND}$		0.04	0.4	mA	

## NOTES:

1. All typical values are at  $V_{CC} = 3.3\text{V}$  and  $T_{amb} = 25^\circ\text{C}$ .
2. This is the increase in supply current for each input at the specified voltage level other than  $V_{CC}$  or GND.
3. This parameter is valid for any  $V_{CC}$  between 0V and 1.2V with a transition time of up to 10msec. From  $V_{CC} = 1.2\text{V}$  to  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$  a transition time of 100usec is permitted. This parameter is valid for  $T_{amb} = 25^\circ\text{C}$  only.
4. Unused pins at  $V_{CC}$  or GND.
5.  $I_{CCZ}$  is measured with outputs pulled up to  $V_{CC}$  or pulled down to ground.
6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
7. This is the bus hold overdrive current required to force the input to the opposite logic state.

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

**AC CHARACTERISTICS (3.3V  $\pm$  0.3V RANGE)**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$V_{CC} = 3.3V \pm 0.3V$				
			MIN	TYP <sup>1</sup>	MAX		
$f_{MAX}$	Maximum clock frequency	1				MHz	
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Bn or Bn to An	2	1.0 1.0	1.5 1.9	2.3 2.9	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock Low or High LEAB to Bn or LEBA to An	3	1.5 1.5	2.2 2.6	3.5 3.9	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay CPAB to Bn or CPBA to An	1	1.5 1.5	2.2 2.9	3.3 4.1	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	5 6	1.0 1.0	2.3 1.6	3.9 2.8	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low Level	5 6	1.5 1.5	2.9 2.4	4.1 3.6	ns	

**NOTE:**

- All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .

**AC SETUP REQUIREMENTS (3.3V  $\pm$  0.3V RANGE)**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS		UNIT	
			$V_{CC} = 3.3V \pm 0.3V$			
			MIN	TYP <sup>1</sup>		
$ts(H)$ $ts(L)$	Setup time, High or Low An to CPAB or Bn to CPBA	4	1.5 1.5	0.4 0.6	ns	
$th(H)$ $th(L)$	Hold time, High or Low An to CPAB or Bn to CPBA	4	1.0 1.0	-0.5 -0.3	ns	
$ts(H)$ $ts(L)$	Setup time, High or Low Clock Low An to LEAB or Bn to LEBA	4	1.0 1.0	-0.5 -0.1	ns	
$th(H)$ $th(L)$	Hold time, High or Low Clock High An to LEAB or Bn to LEBA	4	1.5 1.5	0.1 0.5	ns	
$ts(H)$ $ts(L)$	Setup time CEAB before CPAB or CEBA before CPBA	4	1.5 1.0	0.3 -0.4	ns	
$th(H)$ $th(L)$	Hold time CEAB after CPAB or CEBA after CPBA	4	1.5 1.0	0.7 -0.3	ns	
$tw(H)$ $tw(L)$	Pulse width, High or Low CPAB or CPBA	1	2.0 2.0		ns	
$tw(H)$	LEAB or LEBA pulse width, High	3	1.5		ns	

**NOTE:**

- All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

DC ELECTRICAL CHARACTERISTICS (2.5V  $\pm 0.2V$  RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
$V_{IK}$	Input clamp voltage	$V_{CC} = 2.3V; I_{IK} = -18mA$		-0.85	-1.2	V	
$V_{OH}$	High-level output voltage	$V_{CC} = 2.3$ to $3.6V; I_{OH} = -100\mu A$	$V_{CC}-0.2$			V	
		$V_{CC} = 2.3V; I_{OH} = -8mA$	1.8				
$V_{OL}$	Low-level output voltage	$V_{CC} = 2.3V; I_{OL} = 100\mu A$		0.07	0.2	V	
		$V_{CC} = 2.3V; I_{OL} = 24mA$		0.3	0.5		
		$V_{CC} = 2.3V; I_{OL} = 8mA$			0.4		
$V_{RST}$	Power-up output low voltage <sup>7</sup>	$V_{CC} = 2.7V; I_O = 1mA; V_I \approx V_{CC}$ or GND			0.55	V	
$I_I$	Input leakage current	$V_{CC} = 2.7V; V_I = V_{CC}$ or GND	Control pins	0.1	$\pm 1$	$\mu A$	
		$V_{CC} = 0$ or $2.7V; V_I = 5.5V$		0.1	10		
		$V_{CC} = 2.7V; V_I = 5.5V$		0.1	20		
		$V_{CC} = 2.7V; V_I = V_{CC}$		0.1	10		
		$V_{CC} = 2.7V; V_I = 0$		0.1	-5		
$I_{OFF}$	Off current	$V_{CC} = 0V; V_I$ or $V_O = 0$ to $4.5V$		0.1	$\pm 100$	$\mu A$	
$I_{HOLD}$	Bus Hold current Data inputs <sup>6</sup>	$V_{CC} = 2.3V; V_I = 0.7V$		90		$\mu A$	
		$V_{CC} = 2.3V; V_I = 1.7V$		-75			
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5V; V_{CC} = 2.3V$		10	125	$\mu A$	
$I_{PU/PD}$	Power up/down 3-State output current <sup>8</sup>	$V_{CC} \leq 1.2V; V_O = 0.5V$ to $V_{CC}; V_I = GND$ or $V_{CC}$ ; $OE = \text{Don't care}$		1	100	$\mu A$	
$I_{CCH}$	Quiescent supply current	$V_{CC} = 2.7V$ ; Outputs High; $V_I = GND$ or $V_{CC}, I_O = 0$		0.04	0.1	mA	
$I_{CCL}$		$V_{CC} = 2.7V$ ; Outputs Low; $V_I = GND$ or $V_{CC}, I_O = 0$		2.5	4.5		
$I_{CCZ}$		$V_{CC} = 2.7V$ ; Outputs Disabled; $V_I = GND$ or $V_{CC}, I_O = 0^5$		0.04	0.1		
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC} = 2.3V$ to $2.7V$ ; One input at $V_{CC}-0.6V$ , Other inputs at $V_{CC}$ or GND		0.01	0.4	mA	

## NOTES:

- All typical values are at  $V_{CC} = 2.5V$  and  $T_{amb} = 25^\circ C$ .
- This is the increase in supply current for each input at the specified voltage level other than  $V_{CC}$  or GND.
- This parameter is valid for any  $V_{CC}$  between 0V and 1.2V with a transition time of up to 10msec. From  $V_{CC} = 1.2V$  to  $V_{CC} = 2.5V \pm 0.2V$  a transition time of 100 $\mu$ sec is permitted. This parameter is valid for  $T_{amb} = 25^\circ C$  only.
- Unused pins at  $V_{CC}$  or GND.
- $I_{CCZ}$  is measured with outputs pulled up to  $V_{CC}$  or pulled down to ground.
- Not guaranteed.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

**AC CHARACTERISTICS (2.5V  $\pm$  0.2V RANGE)**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$V_{CC} = 2.5V \pm 0.2V$				
			MIN	TYP <sup>1</sup>	MAX		
$f_{MAX}$	Maximum clock frequency	1				MHz	
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Bn or Bn to An	2	1.0 1.0	1.9 2.5	3.0 3.7	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock Low or High LEAB to Bn or LEBA to An	3	2.0 2.0	3.1 3.5	4.6 5.2	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay CPAB to Bn or CPBA to An	1	2.0 2.0	3.4 4.0	5.0 5.9	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	5 6	2.0 1.0	3.3 2.1	4.8 3.2	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low Level	5 6	1.5 1.0	2.6 1.9	4.2 3.4	ns	

**NOTE:**

- All typical values are at  $V_{CC} = 3.3\text{V}$  and  $T_{amb} = 25^\circ\text{C}$ .

**AC SETUP REQUIREMENTS (2.5V  $\pm$  0.2V RANGE)**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS		UNIT	
			$V_{CC} = 2.5V \pm 0.2V$			
			MIN	TYP <sup>1</sup>		
$ts(H)$ $ts(L)$	Setup time, High or Low An to CPAB or Bn to CPBA	4	2.0 2.0	0.4 1.2	ns	
$th(H)$ $th(L)$	Hold time, High or Low An to CPAB or Bn to CPBA	4	0.0 0.0	-1.1 -0.3	ns	
$ts(H)$ $ts(L)$	Setup time, High or Low Clock Low or High An to LEAB or Bn to LEBA	4	0.0 1.5	-1.0 0.4	ns	
$th(H)$ $th(L)$	Hold time, High or Low Clock Low or High An to LEAB or Bn to LEBA	4	1.5 1.9	0.4 1.0	ns	
$ts(H)$ $ts(L)$	Setup time $\overline{CEAB}$ before CPAB or $\overline{CEBA}$ before CPBA	4	1.0 0.3	0.3 -0.4	ns	
$th(H)$ $th(L)$	Hold time $\overline{CEAB}$ after CPAB or $\overline{CEBA}$ after CPBA	4	2.0 0.5	0.4 -0.1	ns	
$tw(H)$ $tw(L)$	Pulse width, High or Low CPAB or CPBA	1	3.0 3.0		ns	
$tw(H)$	LEAB or LEBA pulse width, High	3	1.5		ns	

**NOTE:**


- All typical values are at  $V_{CC} = 3.3\text{V}$  and  $T_{amb} = 25^\circ\text{C}$ .

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)


74ALVT16601

**AC WAVEFORMS****NOTES:**


1.  $V_M = 1.5V$  at  $V_{CC} \geq 3.0V$ ,  $V_M = V_{CC}/2$  at  $V_{CC} \leq 2.7V$
2.  $V_X = V_{OL} + 0.3V$  at  $V_{CC} \geq 3.0V$ ,  $V_X = V_{OL} + 0.150V \cdot V_{CC}$  at  $V_{CC} \leq 2.7V$
3.  $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \geq 3.0V$ ,  $V_Y = V_{OH} - 0.150V \cdot V_{CC}$  at  $V_{CC} \leq 2.7V$




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 4. Data Setup and Hold Times




Waveform 2. Propagation Delay, Transparent Mode



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width





Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16601

## TEST CIRCUIT



## SWITCH POSITION

TEST	SWITCH
t <sub>PZL</sub> /t <sub>PZL</sub>	6V or V <sub>CC</sub> x 2
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

## DEFINITIONS

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance:  
See AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of  
pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>
74ALVT16	3.0V or V <sub>CC</sub> whichever is less	≤ 10MHz	500ns	≤ 2.5ns	≤ 2.5ns

SW00220