



LC9931B

Absolute Maximum Ratings at Ta = 25°C


				unit
Maximum Supply Voltage	V _{OFD} , V _{DD}	(V _{SUB} = 0V)	-0.3 to +20	V
	V _{ID} , V _{OG} , V _{GG}	(V _{SUB} = 0V)	-0.3 to +14	V
Horizontal Clock Pin	φ _R	(V _{SUB} = 0V)	-0.3 to +18	V
Clock Pins other than above	-	(V _{SUB} = 0V)	-18 to +18	V
Pins other than above	-		-0.3 to +10	V
Storage Temperature	T _{stg}		-30 to +80	°C
Operating Temperature	T _{opg}		-10 to +55	°C

Electrical Characteristics

DC Characteristics

			min	typ	max	unit
Substrate Voltage	V _{sub}	V _{sub} = GND		0		V
Output Circuit Supply Voltage	V _{DD}		17.5	18	18.5	V
	V _{SS}					
	V _{GG}					
			R _{SS} = 2kΩ resistor			
Anti-Blooming Bias	V _{OFD}		14.5	15	15.5	V
OG Bias	V _{OG}	Adjustment required	5		12	V
DC Operating Current	I _{DD}		2	3	4	mA
Test Pin Voltage	V _{ID}		8	10	12	V
	V _{IG}	Connected to V _{GG}	4	5	6	V

Pin Assignment




LC9931B

Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	SUB	Substrate	11	ϕ_{H1}	Horizontal clock
2	OFD	Overflow drain	12	ϕ_{H2}	Horizontal clock
3	ϕ_1	Image pickup clock	13	IG	Test pin
4	ϕ_3	Image pickup clock	14	ID	Test pin
5	ϕ_R	Reset gate	15	ϕ_{S3}	Image storage clock
6	V _{DD}	Power supply	16	ϕ_{S2}	Image storage clock
7	OUT	CCD output	17	ϕ_{S1}	Image storage clock
8	V _{GG}	Load gate	18	ϕ_{S4}	Image storage clock
9	V _{SS}	Output transistor source	19	ϕ_4	Image pickup clock
10	OG	CCD output gate	20	ϕ_2	Image pickup clock

Equivalent Circuit Block Diagram



No.3052-3/9

LC9931B

Image Pickup Clock Voltage: $\phi 1, \phi 3$		min	typ	max	unit
Middle Level	V_{MO}	5.0	V_p	13.5	V
High Level	V_{HO}	11.5	12.0	12.5	V
Low Level	V_{LO}	-0.5	0	0.5	V

Note: Adjust V_p to obtain the highest possible output without blooming or vertical rolling.




Figure 1 Image Pickup Clock

Image Pickup Clock Voltage: $\phi 2, \phi 4$		min	typ	max	unit
High Level	V_{HE}	11.5	12.0	12.5	V
Low Level	V_{LE}	-0.5	0	0.5	V

Image Storage Clock Voltage: $\phi S1, \phi S2, \phi S3, \phi S4$		min	typ	max	unit
High Level	V_{HS}	11.5	12.0	12.5	V
Low Level	V_{LS}	0	0	0.5	V

Horizontal Trace Clock Voltage: $\phi H1, \phi H2$		min	typ	max	unit
High Level	V_{HH}	8.5	9	9.5	V
Low Level	V_{LH}	0	0	0.5	V

Reset Gate Voltage: ϕR		min	typ	max	unit
High Level	V_{HR}	8.5	9	9.5	V
Low Level	V_{LR}	0	0	0.5	V

Gate Input Capacitance		
Image	2000pF/pin	
Storage	1500pF/pin	
Horizontal	100pF/pin	
Reset	5pF	

LC9931B

Drive Pulse Waveform




Figure 2 Pulse Waveform

Symbol	tWH	tWL	tr	tf	unit	Remarks
	typ	typ	typ	typ		
φ1	110	110	30	30	ns	Frame shift frequency is 3.58 MHz at frame forward
φ2	110	110	30	30		
φ3	110	110	30	30		
φ4	110	110	30	30		
φS1	110	110	30	30	ns	Frame shift frequency is 3.58 MHz at frame forward
φS2	110	110	30	30		
φS3	110	110	30	30		
φS4	110	110	30	30		
φS1	82.5	82.5	30	30	ns	Vertical forward at 1H line, unit for □ : μsec
φS2	82.5	82.5	30	30		
φS3	82.5	82.5	30	30		
φS4	82.5	82.5	30	30		
φR	55	55	15	15	ns	Reset pulse
φH1	55	55	15	15		At Horizontal forward
φH2	55	55	15	15		

Image Characteristics at Ta = 25°C

Test Condition

			min	typ	max	unit
Sensitivity	S	1	50			mV
Video Signal Fluctuation	VF	2			15	%
Saturation Signal	Vsat	3	300			mV
Saturation Signal Fluctuation	VFs	4			20	%
Smear	SM	5		0.04		%
Dark Signal	Vdrk	6		5	8	mV
γ Characteristic	γ			1		

Note : Frame shift frequency is 3.58MHz.

LC99318

Verification of Performance

Measurement Setup

- Install the CCD on the Sanyo evaluation board.
- Measure the video level at the evaluation board's video OUT pin terminated with a 75Ω resistor.
- Attach a 1mm thick C-500 infrared filter to the front of a FUJINON HF16A lens. Place the lens 50cm from a Dai Nippon Printing Model CCV31F test pattern generator. Set the generator to a luminance of 1320NT and a color temperature of 3100K.

Measurement Procedure

1. Measure the sensitivity.

Measure the video output at the center of the CCD with no test pattern on the screen of the test pattern generator and a lens aperture of F11.

2. Calculate the video output at the nine, evenly spaced points shown in Figure 3. Calculate VF using formula (1).

$$VF = \frac{V_{\max} - V_{\min}}{(V_1 + V_2 + V_9)/9} \times 100 \dots (1)$$




Figure 3 Measuring Points (Full Screen)




Figure 4 Measuring Points (Single Trace)

3. Measure the saturation signal level.

Open the lens aperture fully and measure the video output at the center of the CCD.

Note: If the output level is different for adjacent odd and even lines, use the lower of the two readings.

4. Calculate the saturated video fluctuation, VF_s.

Display the output for a single horizontal trace at the center of the CCD on a synchroscope, determine the maximum and minimum for the trace, and calculate VF_s with formula (2).




Figure 5 Saturated Video Fluctuation

$$VF_s = \frac{V_{\max} - V_{\min}}{(V_{\max} + V_{\min})/2} \dots (2)$$

LC9931B

5. Calculate the amount of smear, SM.

Adjust the lens aperture to bring V_{sig} , the output level for the middle 10% of a vertical bar at the center of the test pattern, as close as possible to 250mV. See Figure 6. Calculate V_{sm} , the average output for the rest of the bar and calculate SM with formula.

$$SM = \frac{V_{sm}}{V_{sig} - V_{sm}} \times 100 (\%)$$




Figure 6 Smear

6. Measure the dark signal level, V_{drk} .

Cut off all light to the pickup and measure the difference in signal levels between the image and non-image portions of the trace. See Figure 7. Ignore the optical black portions of the signal.




Figure 7 Single Horizontal Trace

LC9931B

B&W Video Camera Application




Figure 8 B&W Video Camera

Block Description

OSC:

The 14.318MHz clock signal determines the synchronization and other timing signals.

Timing pulse generator:

The LC9902 IC generates video horizontal and vertical drive, synchronization signals, and timing pulses for driving the CCD.

Vertical and horizontal drivers:

The LB8901M and LB8902M ICs amplify the pulses from the timing pulse generator to CCD drive levels.

Signal processor:

The LA7261M IC supports clamping, automatic gain control (AGC), γ correction, white peak clipping and the addition of pedestal pulses.

Care and Handling

- 1) Avoid static electricity as static discharges can severely damage device circuitry, rendering it inoperative. Always ground tools before touching the device. Personal should also be grounded through a 1M Ω resistor.
- 2) Use a 30W soldering iron instead of a mounting furnace as excessive heat can damage the protective glass seal and the glass filter over the CCD.
- 3) Never touch the glass plate over the CCD. If the plate is dirty, wipe it with a lens cleaning tissue and some ethyl alcohol.
- 4) Always store the chip in its protective case to prevent dust and foreign matter from accumulating on the surface of the glass plate.

LC9931B

Detect Standards

Temperature	Defect	Zone/Maximum
45°C	White defect See note 1.	I/2 II/5 III/5
25°C	Black defect See note 2.	I/2 II/3 III/3




Figure 9 CCD Zones for Defect Counting

Notes :

1. A white defect is any pixel with an output level, when there is no light falling on the CCD, at least 20mV above that of an optically black pixel. The ROMs must be replaced if the number of defects for the zone exceeds the limit given in the table above.
2. A black defect is any pixel with an output level at least 35mV but less than 60mV below the saturated output level of a pixel when there is a pure white test pattern falling on the CCD. The number of defects in each zone must not exceed the limit given in the table above. There must be no pixel with an output level 60mV or more below the saturated output level.
3. There must be no horizontally adjacent white or black defects.
4. There must be no more than four vertically adjacent white or black defects.
5. When there is no light falling on the CCD, there must be no line of adjacent pixels with an output level at least 10mV above that of an optical black pixel.
6. When a pure white test pattern is generating saturated CCD output, there must be no line of adjacent pixels with an output level of more than 10mV below the saturated output level.

Information (including circuit diagrams and circuit parameters) herein is for example only. It is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

No.3052-9/9

