


## General Description

The AON7902 is designed to provide a high efficiency synchronous buck power stage with optimal layout and board space utilization. It includes two specialized MOSFETs in a dual Power DFN3.3x3.3A package. The Q1 "High Side" MOSFET is designed to minimize switching losses. The Q2 "Low Side" MOSFET uses advanced trench technology with a monolithically integrated Schottky to provide excellent  $R_{DS(ON)}$  and low gate charge. The AON7902 is well suited for use in compact DC/DC converter applications.

## Product Summary

	<u>Q1</u>	<u>Q2</u>
$V_{DS}$	30V	30V
$I_D$ (at $V_{GS}=10V$ )	27A	40A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	<21mΩ	<6.2mΩ
$R_{DS(ON)}$ (at $V_{GS} = 4.5V$ )	<28mΩ	<7.4mΩ

100% UIS Tested  
100% Rg Tested



### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	$V_{DS}$	30		V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 12$	V
Continuous Drain Current <sup>G</sup>	$I_D$	24	40	A
$T_C=100^\circ C$		15	31	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	90	150	
Continuous Drain Current	$I_{DSM}$	8	13	A
$T_A=70^\circ C$		6	10	
Avalanche Current <sup>C</sup>	$I_{AS}, I_{AR}$	22	36	A
Avalanche Energy $L=0.1mH$ <sup>C</sup>	$E_{AS}, E_{AR}$	24	65	mJ
Power Dissipation <sup>B</sup>	$P_D$	17	50	W
$T_C=100^\circ C$		7	20	
Power Dissipation <sup>A</sup>	$P_{DSM}$	1.8	1.8	W
$T_A=70^\circ C$		1.1	1.1	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150		
				°C

### Thermal Characteristics

Parameter	Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	27	27	35	35	°C/W
Maximum Junction-to-Ambient <sup>D</sup>		60	60	72	72	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	6	2	7.5	2.5	°C/W

**Q1 Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.8	2.3	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	90			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=8\text{A}$ $T_J=125^\circ\text{C}$		17	21	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=4\text{A}$		24	29	
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=8\text{A}$		33		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7		V
$I_S$	Maximum Body-Diode Continuous Current				20	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	470	590	710	pF
$C_{\text{oss}}$	Output Capacitance		250	360	470	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		13	23	40	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.7	1.5	2.3	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=8\text{A}$	7	9	11.0	nC
$Q_g(4.5\text{V})$	Total Gate Charge		3	4	5.0	nC
$Q_{\text{gs}}$	Gate Source Charge			1.5		nC
$Q_{\text{gd}}$	Gate Drain Charge			1.5		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=1.8\Omega, R_{\text{GEN}}=3\Omega$		6		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			18		ns
$t_f$	Turn-Off Fall Time			3		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=8\text{A}, dI/dt=500\text{A}/\mu\text{s}$	8	11	14	ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=8\text{A}, dI/dt=500\text{A}/\mu\text{s}$	15	19	23	nC

A. The value of  $R_{\text{0JA}}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{0JA}}$  and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\text{0JA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{0JC}}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating g.

G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

## Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

## Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

**Q2 Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=10\text{mA}$ , $V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$ , $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			0.5 500	mA
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 12\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_D=250\mu\text{A}$	1.1	1.6	2.1	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}$ , $V_{DS}=5\text{V}$	150			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$ , $I_D=13\text{A}$ $T_J=125^\circ\text{C}$		5.1 7.4	6.2 9	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=10\text{A}$		5.7	7.4	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}$ , $I_D=13\text{A}$		50		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}$ , $V_{GS}=0\text{V}$		0.4	0.7	V
$I_S$	Maximum Body-Diode Continuous Current <sup>G</sup>				40	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}$ , $V_{DS}=15\text{V}$ , $f=1\text{MHz}$	2800	3500	4200	pF
$C_{oss}$	Output Capacitance		360	520	680	pF
$C_{rss}$	Reverse Transfer Capacitance		150	260	450	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}$ , $V_{DS}=0\text{V}$ , $f=1\text{MHz}$	0.6	1.2	1.8	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(4.5\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $I_D=13\text{A}$	22	28	34	nC
$Q_{gs}$	Gate Source Charge			9		nC
$Q_{gd}$	Gate Drain Charge			11		nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $R_L=1.2\Omega$ , $R_{\text{GEN}}=3\Omega$		8		ns
$t_r$	Turn-On Rise Time			5		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			50		ns
$t_f$	Turn-Off Fall Time			8		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=13\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$	10	13	16	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=13\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$	16	21	26	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

## Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









Figure 6: Body-Diode Characteristics (Note E)

## Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



## Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

## Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 17: Diode Reverse Leakage Current vs. Junction Temperature




Figure 18: Diode Forward voltage vs. Junction Temperature




Figure 19: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 20: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 21: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 22: Diode Reverse Recovery Time and Softness Factor vs. di/dt


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

