


LC863264/56/48/40A

8-Bit Single Chip Microcontroller

Preliminary

Overview

The LC863264/56/48/40A are 8-bit single chip microcontrollers with the following on-chip functional blocks:

- CPU : Operable at a minimum bus cycle time of 0.424μs
 - On-chip ROM capacity
 - Program ROM : 64K/56K/48K/40K bytes
 - CGROM : 16K bytes
 - On-chip RAM capacity : 640 bytes
 - OSD RAM : 352 × 9 bits
 - Closed-Caption TV controller and the on-screen display controller
 - Closed-Caption data slicer
 - Four channels × 8-bit AD Converter
 - Three channels × 7-bit PWM
 - Two 16-bit timer/counters, 14-bit base timer
 - 8-bit synchronous serial interface circuit
 - IIC-bus compliant serial interface circuit (Multi-master type)
 - ROM correction function
 - 16-source 10-vectored interrupt system
 - Integrated system clock generator and display clock generator
 - Only one X'tal oscillator (32.768kHz) for PLL reference is used for both generators
 - TV control and the Closed Caption function
- All of the above functions are fabricated on a single chip.

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

- #### (4) Data Slicer (NTSC)

- (5) Bus Cycle Time / Instruction-Cycle Time

Bus cycle time	Instruction cycle time	System clock oscillation	Oscillation Frequency	Voltage
0.424μs	0.848μs	Internal VCO (Ref : X'tal 32.768kHz)	14.156MHz	4.5V to 5.5V
7.5μs	15.0μs	Internal RC	800kHz	4.5V to 5.5V
183.1μs	366.2μs	Crystal	32.768kHz	4.5V to 5.5V

- ## (6) Ports

- | | |
|---|--------------------------|
| - Input / Output Ports | : 5 ports (28 terminals) |
| Data direction programmable in nibble units | : 1 port (8 terminals) |

(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.)

Data direction programmable for each bit individually : 4 ports (20 terminals)

- (7) AD converter
 - 4 channels × 8-bit AD converters
- (8) Serial interfaces
 - IIC-bus compliant serial interface (Multi-master type)
 - Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.
 - Synchronous 8-bit serial interface
- (9) PWM output
 - 3 channels × 7-bit PWM
- (10) Timer
 - Timer 0 : 16-bit timer/counter
 - With 2-bit prescaler + 8-bit programmable prescaler
 - Mode 0 : Two 8-bit timers with a programmable prescaler
 - Mode 1 : 8-bit timer with a programmable prescaler + 8-bit counter
 - Mode 2 : 16-bit timer with a programmable prescaler
 - Mode 3 : 16-bit counter
 - The resolution of timer is 1 tCYC.
 - Timer 1 : 16-bit timer/PWM
 - Mode 0 : Two 8-bit timers
 - Mode 1 : 8-bit timer + 8-bit PWM
 - Mode 2 : 16-bit timer
 - Mode 3 : Variable bit PWM (9 to 16 bits)
 - In mode0/1, the resolution of Timer1/PWM is 1 tCYC
 - In mode2/3, the resolution is selectable by program; tCYC or 1/2 tCYC
 - Base timer
 - Generate every 500ms overflow for a clock application (using 32.768kHz crystal oscillation for the base timer clock)
 - Generate every 976μs, 3.9ms, 15.6ms, 62.5ms overflow (using 32.768kHz crystal oscillation for the base timer clock)
 - Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or programmable prescaler output of Timer 0
- (11) Remote control receiver circuit (connected to the P73/INT3/T0IN terminal)
 - Noise rejection function
 - Polarity switching
- (12) Watchdog timer
 - External RC circuit is required
 - Interrupt or system reset is activated when the timer overflows
- (13) ROM correction function
 - Max 128 bytes / 2 addresses
- (14) Interrupts
 - 16 sources 10 vectored interrupts
 1. External Interrupt INT0
 2. External Interrupt INT1
 3. External Interrupt INT2, Timer/counter T0L (Lower 8 bits)
 4. External Interrupt INT3, base timer
 5. Timer/counter T0H (Upper 8 bits)
 6. Timer T1H, T1L
 7. SIO0
 8. Data slicer
 9. Vertical synchronous signal interrupt ($\overline{VS}$), horizontal line ($\overline{HS}$), AD
 10. IIC, Port 0

- Interrupt priority control

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible. Low or high priority can be assigned to the interrupts from 3 to 10 listed above. For the external interrupt INT0 and INT1, high or highest priority can be set.

(15) Sub-routine stack level

- A maximum of 128 levels (stack is built in the internal RAM)

(16) Multiplication/division instruction

- 16 bits $\times$ 8 bits (7 instruction cycle times)
- 16 bits / 8 bits (7 instruction cycle times)

(17) 3 oscillation circuits

- Built-in RC oscillation circuit used for the system clock
- Built-in VCO circuit used for the system clock and OSD
- X'tal oscillation circuit used for base timer, system clock and PLL reference

(18) Standby function

- HALT mode

The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.

- HOLD mode

The HOLD mode is used to stop the oscillations; RC (internal), VCO, and X'tal oscillations. This mode can be released by the following conditions.

- Pull the reset terminal ($\overline{\text{RES}}$) to low level.
- Feed the selected level to either P70/INT0 or P71/INT1.
- Input the interrupt condition to Port 0.

(19) Package

- DIP42S
- QIP48E

(20) Development tools

- Flash EEPROM:

2 Flash microcontrollers are available: LC86F3264A, LC86F3248A. Flash version is different depending on which microcontroller is used.

LC86F3264A (LC863264A / LC863256A) (under development)

LC86F3248A (LC863248A / LC863240A)

- Evaluation chip:


LC863096

- Emulator:

EVA86000 (main) + ECB863200 (evaluation chip board)


+ POD863200 (pod: DIP42S) or POD863201 (QIP48E)

System Block Diagram




Pin Assignment

• DIP42S




Package Dimension (unit : mm) 3025B




SANYO : DIP-42S(600mil)

• QIP48E



Package Dimension (unit : mm) 3156



SANYO : QIP-48E

Pin Description

Pin Description Table

Terminal	I/O	Function Description	Option														
VSS	-	Negative power supply															
XT1	I	Input terminal for crystal oscillator															
XT2	O	Output terminal for crystal oscillator															
VDD	-	Positive power supply															
$\overline{\text{RES}}$	I	Reset terminal															
FILT	O	Filter terminal for PLL															
CVIN	I	Video signal input terminal															
$\overline{\text{VS}}$	I	Vertical synchronization signal input terminal															
$\overline{\text{HS}}$	I	Horizontal synchronization signal input terminal															
R	O	Red (R) output terminal of RGB image output															
G	O	Green (G) output terminal of RGB image output															
B	O	Blue (B) output terminal of RGB image output															
I	O	Intensity (I) output terminal of RGB image output															
BL	O	Fast blanking control signal Switch TV image signal and caption/OSD image signal															
Port 0	I/O	•8-bit input/output port, Input/output can be specified in nibble unit •Other functions HOLD release input Interrupt input	Pull-up resistor provided/not provided Output Format CMOS/Nch-OD														
P00 - P07																	
Port 1	I/O	•8-bit input/output port Input/output can be specified in a bit •Other functions <table border="1"><tr><td>P10</td><td>SIO0 data output</td></tr><tr><td>P11</td><td>SIO0 data input/bus input/output</td></tr><tr><td>P12</td><td>SIO0 clock input/output</td></tr><tr><td>P13</td><td>PWM1 output</td></tr><tr><td>P14</td><td>PWM2 output</td></tr><tr><td>P15</td><td>PWM3 output</td></tr><tr><td>P17</td><td>Timer1 (PWM) output</td></tr></table>	P10	SIO0 data output	P11	SIO0 data input/bus input/output	P12	SIO0 clock input/output	P13	PWM1 output	P14	PWM2 output	P15	PWM3 output	P17	Timer1 (PWM) output	Output Format CMOS/Nch-OD
P10			SIO0 data output														
P11	SIO0 data input/bus input/output																
P12	SIO0 clock input/output																
P13	PWM1 output																
P14	PWM2 output																
P15	PWM3 output																
P17	Timer1 (PWM) output																
P10 - P17																	
Port 6	I/O	•4-bit input/output port Input/output can be specified for each bit •Other functions <table border="1"><tr><td>P60</td><td>IIC0 data I/O</td></tr><tr><td>P61</td><td>IIC0 clock output</td></tr><tr><td>P62</td><td>IIC1 data I/O</td></tr><tr><td>P63</td><td>IIC1 clock output</td></tr></table>	P60	IIC0 data I/O	P61	IIC0 clock output	P62	IIC1 data I/O	P63	IIC1 clock output							
P60			IIC0 data I/O														
P61	IIC0 clock output																
P62	IIC1 data I/O																
P63	IIC1 clock output																
P60 - P63																	

Terminal	I/O	Function Description						Option
Port 7	I/O	•4-bit input/output port Input or output can be specified for each bit •Other function						
P70								
P71 - P73								
P70		INT0 input/HOLD release input/ Nch-Tr. output for wachdog timer						
P71		INT1 input/HOLD release input						
P72		INT2 input/Timer 0 event input						
P73		INT3 input (noise rejection filter connected)/ Timer 0 event input						
		Interrupt receiver format, vector addresses						
			rising	falling	rising/ falling	H level	L level	vector
		INT0	enable	enable	disable	enable	enable	03H
		INT1	enable	enable	disable	enable	enable	0BH
		INT2	enable	enable	enable	disable	disable	13H
		INT3	enable	enable	enable	disable	disable	1BH
Port 8	I/O	•4-bit input/output port Input or output can be specified for each bit •Other function AD converter input port (4 lines)						
P84 - P87								
NC	-	Unused terminal Leave open						

- Output form and existence of pull-up resistor for all ports can be specified for each bit.
- Programmable pull-up resistor is always connected regardless of port option, CMOS or N-ch open drain output in port 1.
- Port status in reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	I	Pull-up resistor OFF, ON after reset release
Port 1	I	Programmable pull-up resistor OFF

1. Absolute Maximum Ratings at VSS=0V and Ta=25°C

Parameter		Symbol	Pins	Conditions	VDD[V]	Ratings			unit
						min.	typ.	max.	
Supply voltage		VDDMAX	VDD			-0.3		+7.0	V
Input voltage		VI(1)	• RES , HS , VS , CVIN			-0.3		VDD+0.3	
Output voltage		VO(1)	R, G, B, I, BL, FILT			-0.3		VDD+0.3	
Input/output voltage		VIO	•Ports 0, 1, 6, 7, 8			-0.3		VDD+0.3	
High level output current	Peak output current	IOPH(1)	•Ports 0, 1, 7, 8	•CMOS output •For each pin.		-4			mA
		IOPH(2)	R, G, B, I, BL	•CMOS output •For each pin.		-5			
	Total output current	ΣIOAH(1)	•Ports 0, 1	Total of all pins.		-20			
		ΣIOAH(2)	Ports 7, 8	Total of all pins.		-10			
		ΣIOAH(3)	R, G, B, I, BL	Total of all pins.		-15			
Low level output current	Peak output current	IOPL(1)	Ports 0, 1, 6, 8	For each pin.				20	
		IOPL(2)	Port 7	For each pin.				15	
		IOPL(3)	R, G, B, I, BL	For each pin.				5	
	Total output current	ΣIOAL(1)	Ports 0, 1	Total of all pins.				40	
		ΣIOAL(2)	Ports 6, 7, 8	Total of all pins.				40	
		ΣIOAL(3)	R, G, B, I, BL	Total of all pins.				15	
Maximum power dissipation		Pdmax	DIP42S	Ta=-10 to +70°C				800	mW
			QIP48E					400	
Operating temperature range		Topr				-10		+70	°C
Storage temperature range		Tstg				-55		+125	

2. Recommended Operating Range at Ta=-10°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	Ratings				unit
				VDD[V]	min.	typ.	max.	
Operating supply voltage range	VDD(1)	VDD	$0.844\mu s \leq t_{CYC} \leq 0.852\mu s$		4.5		5.5	V
	VDD(2)		$4\mu s \leq t_{CYC} \leq 400\mu s$		4.5		5.5	
Hold voltage	VHD	VDD	RAMs and the registers data are kept in HOLD mode.		2.0		5.5	
High level input voltage	VIH(1)	Port 0 (Schmitt)	Output disable	4.5 - 5.5	0.6VDD		VDD	
	VIH(2)	•Ports 1,6 (Schmitt) •Port 7 (Schmitt) port input/interrupt • $\overline{HS}$, $\overline{VS}$, $\overline{RES}$ (Schmitt)	Output disable	4.5 - 5.5	0.75VDD		VDD	
	VIH(3)	Port 70 Watchdog timer input	Output disable	4.5 - 5.5	VDD-0.5		VDD	
	VIH(4)	•Port 8 port input	Output disable	4.5 - 5.5	0.7VDD		VDD	
Low level input voltage	VIL(1)	Port 0 (Schmitt)	Output disable	4.5 - 5.5	VSS		0.2VDD	
	VIL(2)	•Ports 1,6 (Schmitt) •Port 7 (Schmitt) port input/interrupt • $\overline{HS}$, $\overline{VS}$, $\overline{RES}$ (Schmitt)	Output disable	4.5 - 5.5	VSS		0.25VDD	
	VIL(3)	Port 70 Watchdog timer input	Output disable	4.5 - 5.5	VSS		0.6VDD	
	VIL(4)	Port 8 port input	Output disable	4.5 - 5.5	VSS		0.3VDD	
CVIN	VCVIN	CVIN		5.0	1Vp-p -3dB	1Vp-p	1Vp-p +3dB	Vp-p *
Operation cycle time	tCYC(1)		•All functions operating	4.5 - 5.5	0.844	0.848	0.852	μs
	tCYC(2)		•AD converter operating •OSD and Data slicer are not operating	4.5 - 5.5	0.844		30	
	tCYC(3)		•OSD, AD converter and Data slicer are not operating	4.5 - 5.5	0.844		400	
Oscillation frequency range	FmRC		Internal RC oscillation	4.5 - 5.5	0.4	0.8	3.0	MHz

* Vp-p : Peak-to-peak voltage

3. Electrical Characteristics at Ta=-10°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	VDD[V]	Ratings			unit
					min.	typ.	max.	
High level input current	IIH(1)	Ports 0, 1, 6, 7, 8	•Output disable •Pull-up MOS Tr. OFF •VIN=VDD (including the off-leak current of the output Tr.)	4.5 - 5.5			1	μA
	IIH(2)	• $\overline{\text{RES}}$ • $\overline{\text{HS}}$, $\overline{\text{VS}}$	•VIN=VDD	4.5 - 5.5			1	
Low level input current	IIL(1)	Ports 0, 1, 6, 7, 8	•Output disable •Pull-up MOS Tr. OFF •VIN=VSS (including the off-leak current of the output Tr.)	4.5 - 5.5	-1			
	IIL(2)	• $\overline{\text{RES}}$ • $\overline{\text{HS}}$, $\overline{\text{VS}}$	VIN=VSS	4.5 - 5.5	-1			
High level output voltage	VOH(1)	•CMOS output of ports 0,1,71-73,8	IOH=-1.0mA	4.5 - 5.5	VDD-1			V
	VOH(2)	R, G, B, I, BL	IOH=-0.1mA	4.5 - 5.5	VDD-0.5			
Low level output voltage	VOL(1)	Ports 0,1,71-73,8	IOL=10mA	4.5 - 5.5			1.5	
	VOL(2)	Ports 0,1,71-73,8	IOL=1.6mA	4.5 - 5.5			0.4	
	VOL(3)	•R, G, B, I, BL •Port 6	IOL=3.0mA	4.5 - 5.5			0.4	
	VOL(4)	Port 6	IOL=6.0mA	4.5 - 5.5			0.6	
	VOL(5)	Port 70	IOL=1mA	4.5 - 5.5			0.4	
Pull-up MOS Tr. resistance	Rpu	•Ports 0, 1, 7, 8	VOH=0.9VDD	4.5 - 5.5	13	38	80	KΩ
Bus terminal short circuit resistance (SCL0-SCL1, SDA0-SDA1)	RBS	•P60-P62 •P61-P63		4.5 - 5.5			130	Ω
Hysteresis voltage	VHIS	•Ports 0, 1, 6, 7 • $\overline{\text{RES}}$ • $\overline{\text{HS}}$, $\overline{\text{VS}}$	Output disable	4.5 - 5.5		0.1VDD		V
Input clump votage	VCLMP	CVIN		5.0	2.3	2.5	2.7	
Pin capacitance	CP	All pins	•f=1MHz •Every other terminals are connected to VSS. •Ta=25°C	4.5 - 5.5		10		pF

4. Serial Input/Output Characteristics at Ta=-10°C to +70°C, VSS=0V

Parameter		Symbol	Pins	Conditions	VDD[V]	Ratings			unit
						min.	typ.	max.	
Serial clock	Input clock	Cycle	•SCK0 •SCLK0	Refer to figure 4.	4.5 - 5.5	2			tCYC
		Low Level pulse width				1			
		High Level pulse width				1			
	Output clock	Cycle	•SCK0 •SCLK0	•Use pull-up resistor (1kΩ) when Nch open-drain output. •Refer to figure 4.	4.5 - 5.5	2			
		Low Level pulse width					1/2tCKCY		
		High Level pulse width					1/2tCKCY		
Serial input	Data set up time	tICK	SI0	•Data set-up to SCK0. •Data hold from SCK0. •Refer to figure 4.	4.5 - 5.5	0.1			μs
	Data hold time	tCKI				0.1			
Serial output	Output delay time (Using external clock)	tCKO(1)	SO0	•Data hold from SCK0. •Use pull-up resistor (1kΩ) when Nch open-drain output. •Refer to figure 4.	4.5 - 5.5			7/12tCYC +0.2	
	Output delay time (Using internal clock)	tCKO(2)	SO0		4.5 - 5.5			1/3tCYC +0.2	

5. IIC Input/Output Conditions at Ta=-10°C to +70°C, VSS=0V

Parameter	Symbol	Standard		High speed		unit
		min.	max.	min.	max.	
SCL Frequency	fSCL	0	100	0	400	kHz
BUS free time between stop - start	tBUF	4.7	-	1.3	-	μs
HOLD time of start, restart condition	tHD;STA	4.0	-	0.6	-	μs
L time of SCL	tLOW	4.7	-	1.3	-	μs
H time of SCL	tHIGH	4.0	-	0.6	-	μs
Set-up time of restart condition	tSU;STA	4.7	-	0.6	-	μs
HOLD time of SDA	tHD;DAT	0	-	0	0.9	μs
Set-up time of SDA	tSU;DAT	250	-	100	-	ns
Rising time of SDA, SCL	tR	-	1000	20+0.1Cb	300	ns
Falling time of SDA, SCL	tF	-	300	20+0.1Cb	300	ns
Set-up time of stop condition	tSU;STO	4.0	-	0.6	-	μs

Refer to figure 10

(Note) Cb : Total capacitance of all BUS (unit : pF)

6. Pulse Input Conditions at Ta=-10°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	VDD[V]	Ratings			unit
					min.	typ.	max.	
High/low level pulse width	tPIH(1) tPIL(1)	•INT0, INT1 •INT2/T0IN	•Interrupt acceptable •Timer0-countable	4.5 - 5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (1/1 is selected for noise rejection clock.)	•Interrupt acceptable •Timer0-countable	4.5 - 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (1/16 is selected for noise rejection clock.)	•Interrupt acceptable •Timer0-countable	4.5 - 5.5	32			
	tPIH(4) tPIL(4)	INT3/T0IN (1/64 is selected for noise rejection clock.)	•Interrupt acceptable •Timer0-countable	4.5 - 5.5	128			
	tPIL(5)	$\overline{\text{RES}}$	Reset acceptable	4.5 - 5.5	200			μs
	tPIH(6) tPIL(6)	$\overline{\text{HS}}$, $\overline{\text{VS}}$	•Display position controllable (Note) •The active edge of $\overline{\text{HS}}$ and $\overline{\text{VS}}$ must be apart at least 1 tCYC. •Refer to figure 6.	4.5 - 5.5	8			
Rising/falling time	tTHL tTLH	$\overline{\text{HS}}$	Refer to figure 6.	4.5 - 5.5			500	ns

7. AD Converter Characteristics at Ta=-10°C to +70°C, VSS=0V

Parameter	Symbol	Pins	Conditions	VDD[V]	Ratings			unit
					min.	typ.	max.	
Resolution	N			4.5 - 5.5		8		bit
Absolute precision	ET		(Note 3)				±1.5	LSB
Conversion time	tCAD		ADCR2=0 (Note 4)			16		tCYC
			ADCR2=1 (Note 4)			32		
Analog input voltage range	VAIN	AN4 - AN7			VSS		VDD	V
Analog port input current	I _{AINH}		VAIN=VDD				1	μA
	I _{AINL}		VAIN=VSS		-1			

(Note 3) Absolute precision does not include quantizing error (1/2LSB).

(Note 4) Conversion time is the time till the complete digital conversion value for analog input value is set to a register after the instruction to start conversion is sent.

8. Sample Current Dissipation Characteristics at Ta=-10°C to +70°C, VSS=0V

The sample current dissipation characteristics is the measurement result of Sanyo provided evaluation board when the recommended circuit parameters shown in the sample oscillation circuit characteristics are used externally. The currents through the output transistors and the pull-up MOS transistors are ignored.

Parameter	Symbol	Pins	Conditions	VDD[V]	Ratings			unit
					min.	typ.	max.	
Current dissipation during basic operation (Note 3)	IDDOP(1)	VDD	•FmX’tal=32.768kHz X’tal oscillation •System clock : VCO •VCO for OSD operating •Internal RC oscillation stops	4.5 - 5.5		19	32	mA
Current dissipation in HALT mode (Note 3)	IDDHALT(1)	VDD	•HALT mode •FmX’tal=32.768kHz X’tal oscillation •System clock : VCO •VCO for OSD stops •Internal RC oscillation stops	4.5 - 5.5		7	12	mA
	IDDHALT(2)	VDD	•HALT mode •FmX’tal=32.768kHz X’tal oscillation •VCO for system stops •VCO for OSD stops •System clock : Internal RC	4.5 - 5.5		300	1200	μA
	IDDHALT(3)	VDD	•HALT mode •FmX’tal=32.768kHz X’tal oscillation •VCO for system stops •VCO for OSD stops •System clock : X’tal	4.5 - 5.5		50	200	
Current dissipation in HOLD mode (Note 3)	IDDHOLD	VDD	•HOLD mode •All oscillation stops.	4.5 - 5.5		0.05	20	μA

(Note 3) The currents through the output transistors and the pull-up MOS transistors are ignored.

Recommended Oscillation Circuit and Sample Characteristics

The sample oscillation circuit characteristics in the table below is based on the following conditions:

- Recommended circuit parameters are verified by an oscillator manufacturer using a Sanyo provided oscillation evaluation board.
- Sample characteristics are the result of the evaluation with the recommended circuit parameters connected externally.

Recommended oscillation circuit and sample characteristics (Ta = -10 to +70°C)

Frequency	Manufacturer	Oscillator	Recommended circuit parameters				Operating supply voltage range	Oscillation stabilizing time		Notes
			C1	C2	Rf	Rd		typ.	max	
32.768kHz	Seiko Epson	C-002RX	18pF	18pF	Open	390kΩ	4.5 – 5.5V	1.00s	1.50s	

Notes The oscillation stabilizing time period is the time until the VCO oscillation for the internal system becomes stable after the following conditions. (Refer to Figure 2.)

1. The VDD becomes higher than the minimum operating voltage after the power is supplied.
2. The HOLD mode is released.

The sample oscillation circuit characteristics may differ applications. For further assistance, please contact with oscillator manufacturer with the following notes in your mind.

- Since the oscillation frequency precision is affected by wiring capacity of the application board, etc., adjust the oscillation frequency on the production board.
- The above oscillation frequency and the operating supply voltage range are based on the operating temperature of -10°C to +70°C. For the use with the temperature outside of the range herein, or in the applications requiring high reliability such as car products, please consult with oscillator manufacturer.
- When using the oscillator which is not shown in the sample oscillation circuit characteristics, please consult with Sanyo sales personnel.

Since the oscillation circuit characteristics are affected by the noise or wiring capacity because the circuit is designed with low gain in order to reduce the power dissipation, refer to the following notices.

- The distance between the clock I/O terminal (XT1 terminal XT2 terminal) and external parts should be as short as possible.
- The capacitors' VSS should be allocated close to the microcontroller's GND terminal and be away from other GND.
- The signal lines with rapid state changes or with large current should be allocated away from the oscillation circuit.




Figure 1 Recommended oscillation circuit.





Figure 2 Oscillation stabilizing time



(Note) Determine the CRES, RRES value to generate more than 200 μ s reset time.

Figure 3 Reset circuit




Figure 4 Serial input / output test condition




Figure 5 Pulse input timing condition - 1




Figure 6 Pulse input timing condition - 2





Figure 7 Recommended Interface circuit



Output impedance of C-Video before Noise filter should be less than 100Ω.

Figure 8 CVIN recommended circuit





Figure 9 FILT recommended circuit

(Note) Place FILT parts on board as close to the microcontroller as possible.



S : start condition
P : stop condition
Sr : restart condition

tsp : Spike suppression

Standard mode : not exist
High speed mode : less than 50ns

Figure 10 IIC timing

memo:

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 2000. Specifications and information herein are subject to change without notice.