

CMOS 8-Bit Microcontroller

TMP87C444N, TMP87C844N


The 87C444/844 is the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core, ROM, RAM, input/output ports, two multi-function timer/counters, serial bus interface, 8-bit D/A conversion outputs and 8-bit A/D conversion inputs on a chip.

Part No.	ROM	RAM	Package	OTP MCU
TMP87C444N	4 Kbytes	256 bytes	P-SDIP42-600-1.78	
TMP87C844N	8 Kbytes			TMP87P844N

Features

- ◆ 8-bit single chip microcomputer TLCS-870 Series
- ◆ Instruction execution time: $0.5 \mu s$ (at 8 MHz)
- ◆ 412 basic instructions
 - Multiplication and Division (8 bits \times 8 bits, 16 bits \div 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive Or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ◆ 10 interrupt sources (External: 3, Internal: 7)
 - All sources have independent latches each, and nested interrupt control is available.
 - 3 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- ◆ 5 Input/Output ports (34 pins)
 - Timer, Event counter, Programmable Pulse Generator output
 - Pulse width measurement, External trigger timer, Window modes
- ◆ Time Base Timer (Interrupt frequency: 1 Hz to 15625 Hz)
- ◆ Divider output function (frequency: 1 kHz to 8 kHz)
- ◆ Watchdog Timer
 - Interrupt source/reset output (programmable)
- ◆ Serial bus Interface
 - I²C-bus, 8-bit SIO modes: 1 channel
 - 8-bit SIO: 1 channel
- ◆ 8-bit D/A converter
 - 8 analog outputs
 - Built-in OP-Amp.
- ◆ 8-bit successive approximate type A/D converter with sample and hold
 - 4 analog inputs
 - Conversion time: $23 \mu s$ at 8 MHz
- ◆ Power saving operating modes
 - IDLE mode: CPU stops, and Peripherals operate. Release by interrupts.
- ◆ Operating voltage: 4.5 to 5.5 V at 8 MHz
- ◆ Emulation Pod: BM87C844N0A

P-SDIP42-600-1.78


 TMP87C844N
 TMP87C444N
 TMP87P844N

- 980910EBP2
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
 - TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 - The products described in this document are subject to the foreign exchange and foreign trade laws.
 - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 - The information contained herein is subject to change without notice.




Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Pin Assignments (Top View)

P-SDIP42-600-1.78

P00	1	42	VDD (VAREF)
P01	2	41	P66 (AIN3)
P02	3	40	P65 (AIN2)
P03	4	39	P64 (AIN1)
P04	5	38	P63 (AIN0)
P05	6	37	P62 (SI1)
P06	7	36	P61 (SO1)
P07	8	35	P60 (SCK1)
(INT0) P10	9	34	P37 (SCL / SIO)
(INT1) P11	10	33	P36 (SDA / SOO)
(INT2/TC1) P12	11	32	P35 (SCK0)
(DVO) P13	12	31	AVCC
(PPG) P14	13	30	P77 (DA7)
(TC2) P15	14	29	P76 (DA6)
P16	15	28	P75 (DA5)
P17	16	27	P74 (DA4)
TEST	17	26	P73 (DA3)
RESET	18	25	P72 (DA2)
XIN	19	24	P71 (DA1)
XOUT	20	23	P70 (DA0)
(VASS) VSS	21	22	AVSS

Block Diagram



Pin Function

Pin Name	Input/Output	Function	
P07~P00	I/O		
P17, P16	I/O	Two 8-bit programmable input/output ports (tri-state)	
P15 (TC2)	I/O (Input)	Each bit of these ports can be individually configured as an input or an output under software control.	Timer / Counter 2 input
P14 (PPG)	I/O (Output)		Programmable pulse generator output
P13 (\overline{DVO})			Divider output
P12 (INT2/TC1)			External interrupt input 2 or Timer / Counter 1 input
P11 (INT1)	I/O (Input)	When used as a divider output or a PPG output, the latch must be set to "1".	External interrupt input 1
P10 (INT0)			External interrupt input 0
P37 (SCL/SIO)	I/O (I/O/Input)	3-bit input/output port with latch.	I ² C bus serial clock input/output or SIO0 serial data input
P36 (SDA/SO0)	I/O (I/O/Output)	When used as an input port or a SBI input/output, the latch must be set to "1".	I ² C bus serial data input/output or SIO0 serial data output
P35 (SCK0)	I/O (I/O)		SIO0 serial clock input/output
P66 (AIN3) ~P63 (AIN0)	I/O (Input)	7-bit programmable input/output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. When used as a SIO1 input/output the latch must be set to "1".	A/D converter analog inputs
P62 (SI1)	I/O (Input)		SIO1 serial data input
P61 (SO1)	I/O (Output)	When used as an analog input, select analog input enable in the ADCCR.	SIO1 serial data output
P60 (SCK1)	I/O (I/O)		SIO1 serial clock input/output
P77 (DA7) ~P70 (DA0)	I/O (Output)	8-bit programmable input/output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. (Only the case of the DACCR1 = "1", I/O control can be available). When used as an analog output, the DACCR1 must be set to "0".	D/A converter analog outputs
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.	
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output.	
TEST	Input	Test pin for out-going test. Be tied to low.	
VDD (VAREF)	Power Supply	+ 5 V	Analog reference voltage input for the A/D converter (High)
VSS (VASS)		0 V (GND)	Analog reference voltage input for the A/D converter (Low)
AVCC		Analog reference voltage input for the D/A converter (High)	
AVSS		Analog reference voltage input for the D/A converter (0V)	

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C444/844. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Map




Figure 1-2. ROM Address Maps

Electrical Characteristics

Absolute Maximum Ratings		$(V_{SS} = 0 \text{ V})$			
Parameter	Symbol	Conditions		Ratings	Unit
Supply Voltage	V_{DD}			-0.3 to 6.5	V
Input Voltage	V_{IN}			-0.3 to $V_{DD} + 0.3$	V
Output Voltage	V_{OUT1}	Except sink open drain pin, but include $\overline{\text{RESET}}$		-0.3 to $V_{DD} + 0.3$	V
	V_{OUT2}	Sink open drain pin except $\overline{\text{RESET}}$		-0.3 to 5.5	
Output Current (Per 1 pin)	I_{OUT1}	Ports P0, P1, P3, P6, P7		3.2	mA
Output Current (Total)	ΣI_{OUT1}	Ports P0, P1, P3, P6, P7		120	mA
Power Dissipation [Topr = 70°C]	PD			600	mW
Soldering Temperature (time)	Tsld			260 (10s)	°C
Storage Temperature	Tstg			-55 to 125	°C
Operating Temperature	Topr			-30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions		$(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^\circ\text{C})$					
Parameter	Symbol	Pins	Conditions		Min	Max	Unit
Supply Voltage	V_{DD}		$f_c = 8 \text{ MHz}$	NORMAL mode	4.5	5.5	V
				IDLE mode			
Input High Voltage	V_{IH1}	Except hysteresis input	$V_{DD} \geq 4.5 \text{ V}$	$V_{DD} \times 0.70$	V_{DD}	V_{DD}	V
	V_{IH2}	Hysteresis input					
Input Low Voltage	V_{IL1}	Except hysteresis input	$V_{DD} \geq 4.5 \text{ V}$	0	$V_{DD} \times 0.30$	$V_{DD} \times 0.25$	V
	V_{IL2}	Hysteresis input					
Clock Frequency	f_c	XIN, XOUT	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1.0	8.0	MHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

D.C. Characteristics

(V_{SS} = 0 V, T_{opr} = -30 to 70°C)

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis inputs		-	0.9	-	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5V, V _{IN} = 5.5 V / 0 V	-	-	± 2	μA
	I _{IN2}	Open drain ports and Tri-state ports					
	I _{IN3}	RESET					
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
	R _{IN3}	Port P7		4	6	10	
Output Leakage Current	I _{LO1}	Open drain ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	-	2	μA
	I _{LO2}	Tri-state ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V / 0 V	-	-	± 2	
Output High Voltage	V _{OH1}	Tri-state ports	V _{DD} = 4.5 V, I _{OH} = -0.7 mA	4.1	-	-	V
	V _{OH2}	Port P7	V _{DD} = 4.5 V, I _{OH} = -0.2 mA				
Output Low Voltage	V _{OL}	Except XOUT	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	-	-	0.4	V
Supply Current in NORMAL mode			V _{DD} = 5.5 V	-	8	14	mA
Supply Current in IDLE mode			V _{IN} = 5.3 V / 0.2 V fc = 8 MHz	-	4	6	mA

Note 1: Typical values show those at T_{opr} = 25°C, V_{DD} = 5V.Note 2: Input Current: I_{IN1}, I_{IN3}; The current through pull-up or pull-down resistor is not included.Note 3: I_{DD} does not include I_{AREF} / I_{DREF}.

A/D Conversion Characteristics

(T_{opr} = -30 to 70°C; V_{SS} = V_{ASS} = 0V)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}	V _{DD} = V _{AREF}	4.5	-	5.5	V
Analog Input Voltage	V _{A1N}		V _{ASS}	-	V _{AREF}	V
Analog Supply Current	I _{AREF}		-	0.5	1.0	mA
Nonlinearity Error		V _{AREF} = V _{DD} = 5.000 V V _{ASS} = V _{SS} = 0.000 V	-	-	± 2	LSB
Zero point Error			-	-	± 2	
Full Scale Error			-	-	± 2	
Total Error			-	-	± 3	

D/A Conversion Characteristics

(V_{SS} = A_{VSS} = 0, V_{DD} = 4.5 to 5.5 V, T_{opr} = -30 to 70°C)

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Analog Reference Voltage		A _{VCC}		4.5	-	V _{DD}	V
Current Dissipation		I _{DREF}	No Loading, All channel operating	-	-	25	mA
Resolution				-	-	8	bits
Accuracy	Nonlinearity Error		A _{VCC} = 5.000 V; A _{VSS} = 0.000 V	-	-	± 2.0	LSB
	Differential Nonlinearity Error		Monotonicity Guarantee (Note)	-	-	± 3/4	
Settling time		T _{SU}	Loading condition: c = 15 pF	-	-	20	ms
OP-Amp output Voltage Range		V _{AO}	No Loading	0.03	-	A _{VCC} - 0.25	V
			I _{AO} = 1.2 mA / I _{AO} = -200 μA	0.3	-	A _{VCC} - 0.3	
OP-Amp output Drive Range		I _{AO}	A _{VCC} - 0.5 to 0.5V	-	+2/-1	-	mA
Maximum Capacitors connected to D/A output		C _{OL}		-	-	15	pF

Note: Differential nonlinearity error does not include quantizing error.

A.C. Characteristics


(V_{SS} = 0V, V_{DD} = 4.5 to 5.5 V, T_{opr} = -30 to 70°C)

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Machine Cycle Time		t _{cy}	In NORMAL mode	0.5	-	4	μs
			In NORMAL mode				
High Level Clock Pulse Width		t _{WCH}	For external clock operation (XIN input), f _c = 8 MHz	50	-	-	ns
Low Level Clock Pulse Width		t _{WCL}					

Recommended Oscillating Condition

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, T_{opr} = -30 to 70°C)

Parameter	Oscillator	Frequency	Recommended Oscillator	Recommended Conditions	
				C ₁	C ₂
High-frequency	Ceramic Resonator	8 MHz	KYOCERA KBR8.0M	30 pF	30 pF
	Crystal Oscillator	8 MHz	TOYOKOM 210B 8.0000	20 pF	20 pF



Note: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).