# MEMORY cmos 1 M × 16 BITS HYPER PAGE MODE DYNAMIC RAM

MB81V18165B-50/-60

## CMOS 1,048,576 × 16 BITS Hyper Page Mode Dynamic RAM

## **■** DESCRIPTION

The Fujitsu MB81V18165B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18165B features a "hyper page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB81V18165B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18165B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18165B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18165B are not critical and all inputs are LVTTL compatible.

## ■ PRODUCT LINE & FEATURES

Para	meter	MB81V18165B-50	MB81V18165B-60			
RAS Access Time	AV	50 ns max.	60 ns max.			
Random Cycle Time		84 ns min.	104 ns min.			
Address Access Time		25 ns max.	30 ns max.			
CAS Access Time		13 ns max.	15 ns max.			
Hyper Page Mode Cy	cle Time	20 ns min.	25 ns min.			
Low Power	Operating Current	648 mW max.	540 mW max.			
Dissipation	Standby Current	3.6 mW max. (LVTTL level) / 1.8 mW max. (CMOS level)				

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	−55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **■ PACKAGE**



## **Package and Ordering Information**

- 42-pin plastic (400 mil) SOJ, order as MB81V18165B-xxPJ
- 50-pin plastic (400 mil) TSOP (II) with normal bend leads, order as MB81V18165B-xxPFTN




## **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to Ao	C <sub>IN1</sub>	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

## **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



Designator	Function
A <sub>0</sub> to A <sub>9</sub>	Address inputs row: A <sub>0</sub> to A <sub>9</sub> column: A <sub>0</sub> to A <sub>9</sub> refresh: A <sub>0</sub> to A <sub>9</sub>
RAS	Row address strobe
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply Voltage	1	Vss	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	*1	Vih	2.0	_	Vcc +0.3	V	0 0 10 +70 0
Input Low Voltage, all inputs*	*1	VIL	-0.3	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

## **■ FUNCTIONAL OPERATION**

## **ADDRESS INPUTS**

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only ten address bits ( $A_0$  to  $A_9$ ) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, ten row address bits are input on pins  $A_0$ -through- $A_9$  and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min) +  $t_T$  is automatically treated as the column address.

## **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

## **DATA INPUT**

Input data is written into memory in either of three basic ways: an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}/\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ<sub>1</sub> to DQ<sub>8</sub> is strobed by  $\overline{LCAS}$  and DQ<sub>9</sub> to DQ<sub>16</sub> is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}/\overline{UCAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}/\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

## **DATA OUTPUT**

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

 $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

toez: from  $\overline{OE}$  inactive.

toff: from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive. tofr: from  $\overline{RAS}$  inactive while  $\overline{CAS}$  inactive. twez: from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{LCAS}$  (and/or  $\overline{UCAS}$ ) are inactive, or  $\overline{CAS}$  is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## **HYPER PAGE MODE OPERATION**

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of  $1,024 \times 16$ -bits can be accessed and, when multiple MB81V18165Bs are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

## **■ DC CHARACTERISTICS**

## (At recommended operating conditions unless otherwise noted.) Note 3

Doromotor	Notes		Cumbal	Condition		Unit			
Parameter	Notes		Symbol	Condition	Min.	Тур.	Max.	Oilit	
Output High Voltage	*1		Vон	Iон = −2.0 mA	2.4	_	_	V	
Output Low Voltage	*1		Vol	IoL = +2.0 mA	_	_	0.4	V	
Input Leakage Current	(Any Ir	nput)	lı <sub>(L)</sub>	$0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}};$ $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V};$ $\text{V}_{\text{SS}} = 0 \text{ V}; \text{ All other pins}$ not under test = 0 V	-10	_	10	μА	
Output Leakage Curre		IDO(L)	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}};$ Data out disabled $3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}$	-10	_	10			
Operating Current	*2	MB81V18165B-50	- Icc1	RAS & LCAS,			180		
(Average Power Supply Current)	"2	MB81V18165B-60		UCAS cycling; t <sub>RC</sub> = min	_		150	mA	
Standby Current (Power Supply		LVTTL Level	- lcc2	RAS = LCAS = UCAS = VIH			1.0	mA	
Current)		CMOS Level	TCC2	RAS = LCAS = UCAS ≥ Vcc −0.2 V		_	0.5		
Refresh Current #1	*2	MB81V18165B-50		LCAS = UCAS = VIH,			180	0	
(Average Power Supply Current)	~2	MB81V18165B-60	- Іссз	RAS cycling; trc = min	_	_	150	mA	
Hyper Page Mode	*2	MB81V18165B-50		RAS = V <sub>IL</sub> ,			110	mA	
Current	*2	MB81V18165B-60	- Icc4	$\overline{\text{LCAS}} = \overline{\text{UCAS}}$ cycling; thec = min	_	_	100		
Refresh Current #2	*2	MB81V18165B-50	laas	RAS cycling;		_	180	mA	
(Average Power Supply Current)		MB81V18165B-60	- lcc5	CAS-before-RAS; trc = min			150	IIIA	

**■ AC CHARACTERISTICS** 

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NI.	Danamatan	Natas	Consolo al	MB81V1	8165B-50	MB81V1	8165B-60	Unit
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	84	_	104	_	ns
3	Read-Modify-Write Cycle Time		<b>t</b> rwc	114	_	138	_	ns
4	Access Time from RAS	*6,9	<b>t</b> rac	_	50	_	60	ns
5	Access Time from CAS	*7,9	<b>t</b> cac	_	13	_	15	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	25	_	30	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	3	_	3	_	ns
9	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	<b>t</b> off	_	13	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	<b>t</b> ofr	_	13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	13	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		<b>t</b> RP	30	_	40	_	ns
15	RAS Pulse Width		<b>t</b> ras	50	100000	60	100000	ns
16	RAS Hold Time		<b>t</b> RSH	13	_	15	_	ns
17	CAS to RAS Precharge Time	*21	<b>t</b> CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	tRCD	11	37	14	45	ns
19	CAS Pulse Width		tcas	7	_	10	_	ns
20	CAS Hold Time		tсsн	38	_	40	_	ns
21	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	7	_	10	_	ns
22	Row Address Set Up Time		<b>t</b> asr	0	_	0	_	ns
23	Row Address Hold Time		<b>t</b> rah	7	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		<b>t</b> cah	7	_	10	_	ns
26	Column Address Hold Time from RAS		<b>t</b> ar	18	_	24	_	ns
27	RAS to Column Address Delay Time	*13	<b>t</b> rad	9	25	12	30	ns
28	Column Address to RAS Lead Time		<b>t</b> ral	25	_	30	_	ns
29	Column Address to CAS Lead Time		<b>t</b> CAL	18	_	23	_	ns
30	Read Command Set Up Time		<b>t</b> RCS	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns

(Continued)


	_			MB81V1	8165B-50	MB81V1	8165B-60	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Read Command Hold Time Referenced to CAS	*14	<b>t</b> rch	0	_	0	_	ns
33	Write Command Set Up Time	*15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time		twcн	7	_	10	_	ns
35	Write Hold Time from RAS		twcr	18	_	24	_	ns
36	WE Pulse Width		twp	7	_	10	_	ns
37	Write Command to RAS Lead Time		trwL	13	_	15	_	ns
38	Write Command to CAS Lead Time		tcwL	7	_	10	_	ns
39	DIN Set Up Time		<b>t</b> DS	0	_	0	_	ns
40	DIN Hold Time		<b>t</b> DH	7	_	10	_	ns
41	Data Hold Time from RAS		<b>t</b> DHR	18	_	24	_	ns
42	RAS to WE Delay Time	*20	<b>t</b> RWD	65	_	77	_	ns
43	CAS to WE Delay Time	*20	tcwd	28	_	32	_	ns
44	Column Address to WE Delay Time	*20	<b>t</b> awd	40	_	47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		<b>t</b> RPC	5	_	5	_	ns
46	CAS Set Up Time for CAS-before- RAS Refresh		tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Refresh		<b>t</b> chr	10	_	10	_	ns
48	Access Time from OE	*9	<b>t</b> oea	_	13	_	15	ns
49	Output Buffer Turn Off Delay from OE	*10	toez	_	13	_	15	ns
50	OE to RAS Lead Time for Valid Data		toel	5	_	5	_	ns
51	OE to CAS Lead Time		<b>t</b> col	5	_	5	_	ns
52	OE Hold Time Referenced to WE	*16	<b>t</b> oeh	5	_	5	_	ns
53	OE to Data In Delay Time		toed	13	_	15	_	ns
54	RAS to Data In Delay Time		<b>t</b> RDD	13	_	15	_	ns
55	CAS to Data In Delay Time		tcdd	13	_	15	_	ns
56	DIN to CAS Delay Time	*17	<b>t</b> DZC	0	_	0	_	ns
57	DIN to OE Delay Time	*17	<b>t</b> dzo	0	_	0	_	ns
58	OE Precharge Time		<b>t</b> oep	5	_	5	_	ns
59	OE Hold Time Referenced to CAS		<b>t</b> oech	7	_	10	_	ns
60	WE Precharge Time		twpz	5	_	5	_	ns
61	WE to Data In Delay Time		twed	13	_	15	_	ns
62	Hyper Page Mode RAS Pulse Width		<b>t</b> rasp		100000	_	100000	ns

(Continued)

## (Continued)

No.	Parameter	Notes	Symbol	MB81V18	3165B-50	MB81V18	Unit	
NO.	Farameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
63	Hyper Page Mode Read/Write Cycle Time		<b>t</b> HPC	20	_	25	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		<b>t</b> HPRWC	59	_	69	_	ns
65	Access Time from CAS Precharge	*9,18	<b>t</b> CPA	_	30		35	ns
66	Hyper Page Mode $\overline{\text{CAS}}$ Precharge Time		<b>t</b> cp	7	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		<b>t</b> rhcp	30	_	35	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*20	tcpwd	45	_	52	_	ns

- Notes: \*1. Referenced to Vss.
  - \*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.
    - Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ . Icc<sub>1</sub>, Icc<sub>3</sub>, Icc<sub>4</sub> and Icc<sub>5</sub> are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ . Icc<sub>2</sub> is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 \text{ V}$ .
  - \*3. An initial pause (RAS = CAS = V<sub>H</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
  - \*4. AC characteristics assume  $t_T = 2$  ns.
  - \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub> (min) and V<sub>IL</sub> (max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
    - The output reference levels are  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
  - \*6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
  - \*7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA}$   $t_{CAC}$   $t_{T}$ , access time is  $t_{CAC}$ .
  - \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac tr, access time is taa.
  - \*9. Measured with a load equivalent to one TTL load and 100 pF.
  - \*10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
  - \*11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trace.
  - \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) + 2  $t_{T}$  +  $t_{ASC}$  (min).
  - \*13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
  - \*14. Either trrh or trch must be satisfied for a read cycle.
  - \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
  - \*16. Assumes that twcs < twcs (min).
  - \*17. Either tozc or tozo must be satisfied.
  - \*18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
  - \*19. Assumes that CAS-before-RAS refresh.
  - \*20. twcs, tcwd, trwd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Doutpin will maintain high-impedance state throughout the entire cycle. If tcwd ≥ tcwd (min), trwd ≥ trwd (min), trwd ≥ trwd (min) and tcpwd ≥ tcpwd (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the Doutpin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Doutpin, and write operation can be executed by satisfying trwd, tcwl, and tral specifications.
  - \*21. The last CAS rising edge.
  - \*22. The first CAS falling edge.





## **■ FUNCTIONAL TRUTH TABLE**


Operation		Clo	ock Inj	out			Address Input		Input/Output Data				
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Вом	Column	DQ <sub>1</sub> 1	to DQ8	DQ <sub>9</sub> t	o DQ <sub>16</sub>	Refresh	Note
	KAS	LCAS	UCAS	VVE	UE	KUW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept.


X: "H" or "L"


\*: It is impossible in Hyper Page Mode.
















18

one is the latest in occurring.




one is the latest in occurring.


19





## **DESCRIPTION**

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  are reversed. Data appearing on the DQ<sub>1</sub> to DQ<sub>8</sub> is latched on the falling edge of  $\overline{\text{LCAS}}$  and one appearing on the DQ<sub>9</sub> to DQ<sub>16</sub> is latched on the falling edge of  $\overline{\text{UCAS}}$  and the data is written into the memory. During the hyper page mode early write cycle, including the delayed  $(\overline{\text{OE}})$  write and read-modify-write cycles, tcwl must be satisfied.











Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



## **DESCRIPTION**

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





**DESCRIPTION** 

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Addresses: Bits  $A_0$  through  $A_9$  are defined by the on-chip refresh counter. Column Addresses: Bits  $A_0$  through  $A_9$  are defined by latching levels on  $A_0$  to  $A_9$  at the second falling edge of  $\overline{\text{CAS}}$ .

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8  $\overline{\text{RAS}}$ -only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

## (At recommended operating conditions unless otherwise noted.)


No.	Parameter	Symbol	MB81V18	8165B-50	MB81V18	Unit	
140.	i arameter	Syllibol	Min.	Max.	Min.	Max.	
69	Access Time from CAS	<b>t</b> FCAC	_	45	_	50	ns
70	Column Address Hold Time	<b>t</b> FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	trcwd	63	_	70	_	ns
72	CAS Pulse Width	tFCAS	45	_	50	_	ns
73	RAS Hold Time	<b>t</b> FRSH	45	_	50	_	ns

**Note:** Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle only.

## **■ PACKAGE DIMENSIONS**



## **■ PACKAGE DIMENSIONS**



## **FUJITSU LIMITED**

For further information please contact:

## **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9703

© FUJITSU LIMITED Printed in Japan